A vector memory system based on wafer-scale integrated memory arrays

The paper proposes a memory architecture called Wafer-scale Interconnected Memory Array (WIMA), which is intended to replace ultra-high-density monolithic DRAM ICs. This architecture employs the high-performance interconnects provided by multichip module technology, the cache-embedding concept, and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Computer Design: VLSI in Computers and Processors (ICCD '93 S. 284 - 288
1. Verfasser: Chiueh, T.-C.
Format: Tagungsbericht Journal Article
Sprache:Englisch
Veröffentlicht: IEEE Comput. Soc. Press 1993
Schlagworte:
ISBN:0818642300, 9780818642302
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The paper proposes a memory architecture called Wafer-scale Interconnected Memory Array (WIMA), which is intended to replace ultra-high-density monolithic DRAM ICs. This architecture employs the high-performance interconnects provided by multichip module technology, the cache-embedding concept, and prime degree interleaving to expose the DRAM's internal parallelism not exploitable by monolithic DRAMs. Using WIMA modules as the basic building blocks, a high-bandwidth, low latency, and low cost vector memory system is developed that supports parallelism among multiple vector access streams. To mask the long start-up latencies, vector memory accesses are architectured to be split-phased. To alleviate the performance impact of bank conflicts, prime degree memory interleaving is adopted. The major contribution of this work is the development of a novel indexing mechanism for prime degree interleaving, which takes at most two integer divisions for each logical vector memory access.< >
Bibliographie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISBN:0818642300
9780818642302
DOI:10.1109/ICCD.1993.393365