A low-area unified hardware architecture for the AES and the cryptographic hash function Grøstl

This article describes the design of a compact 8-bit coprocessor for the Advanced Encryption standard (AES) (encryption, decryption, and key expansion) and the cryptographic hash function Grøstl. Our Arithmetic and Logic Unit has only one instruction that allows for implementing AES encryption, AES...

Full description

Bibliographic Details

Published in:	Journal of Parallel and Distributed Computing Vol. 106; pp. 106 - 120
Main Authors:	At, Nuray, Beuchat, Jean-Luc, Okamoto, Eiji, San, Ismail, Yamazaki, Teppei
Format:	Journal Article
Language:	English Japanese
Published:	Elsevier Inc 01.08.2017 Elsevier BV
Subjects:	Ciphers Coprocessors Cryptographic Hash Functions Cryptography Embedded Systems Field Programmable Gate Arrays Ciphers Embedded systems Cryptography Cryptographic hash functions Field programmable gate arrays Coprocessors
ISSN:	0743-7315, 1096-0848
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!