A Scalable and Modular Architecture for High-Performance Packet Classification

Packet classification is widely used as a core function for various applications in network infrastructure. With increasing demands in throughput, performing wire-speed packet classification has become challenging. Also the performance of today's packet classification solutions depends on the c...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE transactions on parallel and distributed systems Ročník 25; číslo 5; s. 1135 - 1144
Hlavní autori:	Ganegedara, Thilan, Weirong Jiang, Prasanna, Viktor K.
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.05.2014 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Architecture Architecture (computers) Arrays ASIC Classification Conversion Field programmable gate arrays firewall FPGA Hardware hardware architectures High speed Memory management Modular network security networking Packet classification Pipelines Product introduction router State of the art Throughput Vectors
ISSN:	1045-9219, 1558-2183
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!