Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture

We propose a network-on-chip (NoC)-based whole system design, whose communication architecture is compatible with the advanced microcontroller bus architecture advanced extensible interface 4 (AXI4) protocol and supports high-performance multiple quality-of-service (QoS) schemes. In our system, the...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computer-aided design of integrated circuits and systems Vol. 41; no. 5; pp. 1523 - 1536
Main Authors:	Wang, Boqian, Lu, Zhonghai
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.05.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Advanced extensible interface 4 (AXI4) Communication architectures Communications systems Communications traffic Computer architecture Converters Format Inheritance mechanisms Integrated circuit design Integrated circuit interconnections Internet protocols Microcontrollers Multiple quality Network architecture Network latency Network-on-chip network-on-chip (NoC) Network-on-chip architectures NoC architectures Packet latencies Packets (communication) Proposed architectures Protocols Provisioning Quality of service quality of service (QoS) Quality of service architectures Regulation Routing Servers System on chip system-on-chip (SoC) Systems design Time division multiplexing
ISSN:	0278-0070, 1937-4151, 1937-4151
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!