Software-Assisted Event Builder for Belle II Experiment
In this article, we present the design of the hybrid event builder algorithm for Belle II DAQ. The event builder is implemented in PCIe40 field-programmable gate array (FPGA) boards and reads up to 48 127 MB/s channels per board. The first version of the event builder implemented the algorithm entir...
Uložené v:
| Vydané v: | IEEE transactions on nuclear science Ročník 72; číslo 3; s. 287 - 294 |
|---|---|
| Hlavní autori: | , , , , , , , , , , , , , , , , , , , , , |
| Médium: | Journal Article |
| Jazyk: | English |
| Vydavateľské údaje: |
New York
IEEE
01.03.2025
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Predmet: | |
| ISSN: | 0018-9499, 1558-1578 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Shrnutí: | In this article, we present the design of the hybrid event builder algorithm for Belle II DAQ. The event builder is implemented in PCIe40 field-programmable gate array (FPGA) boards and reads up to 48 127 MB/s channels per board. The first version of the event builder implemented the algorithm entirely in the firmware of the FPGA. But due to limited onboard memories, there are hard limitations on the operation conditions. The new algorithm uses independent event processing for each channel in FPGA and a highly optimized readout software for final event building. This allowed us to increase the throughput of the system from 600 MB/s to 7.25 GB/s on a readout computer with 20 CPU cores. We successfully use the system to take data at trigger rates of up to 5.5 kHz in run 2 of Belle II experiment since February 2024. |
|---|---|
| Bibliografia: | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ISSN: | 0018-9499 1558-1578 |
| DOI: | 10.1109/TNS.2024.3462595 |