Software-Assisted Event Builder for Belle II Experiment

In this article, we present the design of the hybrid event builder algorithm for Belle II DAQ. The event builder is implemented in PCIe40 field-programmable gate array (FPGA) boards and reads up to 48 127 MB/s channels per board. The first version of the event builder implemented the algorithm entir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on nuclear science Jg. 72; H. 3; S. 287 - 294
Hauptverfasser: Levit, D., Bessner, M., Biswas, D., Charlet, D., Higuchi, T., Itoh, R., Jules, E., Kapusta, P., Kunigo, T., Lai, Y.-T., Lau, T. S., Nakao, M., Nishimura, K., Park, S.-H., Plaige, E., Purwar, H., Robbe, P., Suzuki, S. Y., Taurigna, M., Varner, G., Yamada, S., Zhou, Q.-D.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.03.2025
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
Algorithms
Data acquisition
data acquisition systems
Data processing
Detectors
Field programmable gate arrays
field-programmable gate arrays (FPGAs)
Layout
Multiplexing
readout systems
real-time software systems
Software
ISSN:0018-9499, 1558-1578
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this article, we present the design of the hybrid event builder algorithm for Belle II DAQ. The event builder is implemented in PCIe40 field-programmable gate array (FPGA) boards and reads up to 48 127 MB/s channels per board. The first version of the event builder implemented the algorithm entirely in the firmware of the FPGA. But due to limited onboard memories, there are hard limitations on the operation conditions. The new algorithm uses independent event processing for each channel in FPGA and a highly optimized readout software for final event building. This allowed us to increase the throughput of the system from 600 MB/s to 7.25 GB/s on a readout computer with 20 CPU cores. We successfully use the system to take data at trigger rates of up to 5.5 kHz in run 2 of Belle II experiment since February 2024.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:0018-9499
1558-1578
DOI:10.1109/TNS.2024.3462595