A 0.65-V 12-16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated Jitter and −256.4-dB FoM

This article presents a low-voltage (LV) sub-sampling phase-locked loop (LVSSPLL). The architecture of hybrid dual-path loop-based SSPLL is proposed to mitigate the issue of limited output voltage range of LV charge pump (CP). Four LV building blocks, including a proportional path sub-sampling CP (S...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	IEEE journal of solid-state circuits Ročník 55; číslo 6; s. 1665 - 1683
Hlavní autori:	Zhang, Zhao, Zhu, Guang, Patrick Yue, C.
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	New York IEEE 01.06.2020 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Predmet:	Capacitors Charge pumps Clocks CMOS Detectors Digitally controlled capacitor array (DCCA) hybrid dual-path loop Jitter low jitter low supply voltage Microprocessors Phase detectors Phase locked loops Phase locked systems Phase noise Power consumption Sampling sub-sampling charge pump (SSCP) sub-sampling phase detector (SSPD) sub-sampling phase-locked loop (SSPLL) Vibration Voltage controlled oscillators
ISSN:	0018-9200, 1558-173X
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!