Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters

This paper suggests a practical "hybrid" synthesis methodology which integrates designer-derived analytical models for system-level description with simulation-based models at the circuit level. We show how to optimize stage-resolution to minimize the power in a pipelined ADC. Exploration...

Full description

Saved in:

Bibliographic Details
Published in:	Design, Automation and Test in Europe pp. 279 - 280
Main Authors:	Chien, Yu-Tsun, Chen, Dong, Lou, Jea-Hong, Ma, Gin-Kou, Rutenbar, Rob A., Mukherjee, Tamal
Format:	Conference Proceeding
Language:	English
Published:	Washington, DC, USA IEEE Computer Society 07.03.2005 IEEE
Series:	ACM Conferences
Subjects:	Analog-digital conversion Analytical models Circuit simulation Circuit synthesis Circuit topology CMOS process Design methodology Design optimization Hardware > Hardware validation Hardware > Hardware validation > Functional verification > Simulation and emulation Hardware > Integrated circuits > Interconnect > Input > output circuits Power system modeling Semiconductor device modeling
ISBN:	9780769522883, 0769522882
ISSN:	1530-1591
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!