Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip

We have presented an optimal buffer sizing and buffer insertion methodology which uses stochastic models of the architecture and Continuous Time Markov Decision Processes CTMDPs. Such amethodology is useful in managing the scarce buffer resources available on chip as compared to network based data c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Design, Automation and Test in Europe S. 826 - 827
Hauptverfasser: Kallakuri, Sankalp S., Doboli, Alex, Feinberg, Eugene A.
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: Washington, DC, USA IEEE Computer Society 07.03.2005
IEEE
Schriftenreihe:ACM Conferences
Schlagworte:
Bridges
Communication system traffic control
Hardware > Communication hardware, interfaces and storage > Buses and high-speed links
Hardware > Electronic design automation > High-level and register-transfer level synthesis > Datapath optimization
Hardware > Electronic design automation > Logic synthesis > Circuit optimization
Hardware > Hardware validation
Linear systems
Mathematical model
Mathematics of computing > Probability and statistics > Probabilistic representations > Markov networks
Mathematics of computing > Probability and statistics > Stochastic processes
Mathematics of computing > Probability and statistics > Stochastic processes > Markov processes
Nonlinear equations
Power system modeling
Stochastic processes
Stochastic systems
System testing
Theory of computation > Theory and algorithms for application domains > Machine learning theory > Markov decision processes
Traffic control
ISBN:9780769522883, 0769522882
ISSN:1530-1591
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We have presented an optimal buffer sizing and buffer insertion methodology which uses stochastic models of the architecture and Continuous Time Markov Decision Processes CTMDPs. Such amethodology is useful in managing the scarce buffer resources available on chip as compared to network based data communication which can have large buffer space. The modeling of this problem in terms of a CT-MDP framework lead to a nonlinear formulation due to usage of bridges in the bus architecture. We present a methodology to split the problem into several smaller though linear systems and we then solve these subsystems.
Bibliographie:SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
ISBN:9780769522883
0769522882
ISSN:1530-1591
DOI:10.1109/DATE.2005.86