Virtualizing Transactional Memory
Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, so researchers have considered non-blocking transactions as an alternative. Recent hardware proposals have demonstrated h...
Saved in:
| Published in: | 32nd International Symposium on Computer Architecture (ISCA'05) pp. 494 - 505 |
|---|---|
| Main Authors: | , , |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
Washington, DC, USA
IEEE Computer Society
01.05.2005
IEEE |
| Series: | ACM Conferences |
| Subjects: | |
| ISBN: | 076952270X, 9780769522708 |
| ISSN: | 1063-6897 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, so researchers have considered non-blocking transactions as an alternative. Recent hardware proposals have demonstrated how transactions can achieve high performance while not suffering limitations of lock-based mechanisms. However, current hardware proposals require programmers to be aware of platform-specific resource limitations such as buffer sizes, scheduling quanta, as well as events such as page faults, and process migrations. If the transactional model is to gain wide acceptance, hardware support for transactions must be virtualized to hide these limitations in much the same way that virtual memory shields the programmer from platform-specific limitations of physical memory. This paper proposes Virtual Transactional Memory (VTM), a user-transparent system that shields the programmer from various platform-specific resource limitations. VTM maintains the performance advantage of hardware transactions, incurs low overhead in time, and has modest costs in hardware support. While manysystem-level challenges remain, VTM takes a step toward making transactional models more widely acceptable. |
|---|---|
| AbstractList | Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, so researchers have considered non-blocking transactions as an alternative. Recent hardware proposals have demonstrated how transactions can achieve high performance while not suffering limitations of lock-based mechanisms. However, current hardware proposals require programmers to be aware of platform-specific resource limitations such as buffer sizes, scheduling quanta, as well as events such as page faults, and process migrations. If the transactional model is to gain wide acceptance, hardware support for transactions must be virtualized to hide these limitations in much the same way that virtual memory shields the programmer from platform-specific limitations of physical memory. This paper proposes Virtual Transactional Memory (VTM), a user-transparent system that shields the programmer from various platform-specific resource limitations. VTM maintains the performance advantage of hardware transactions, incurs low overhead in time, and has modest costs in hardware support. While manysystem-level challenges remain, VTM takes a step toward making transactional models more widely acceptable. Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from well-known limitations, so researchers have considered nonblocking transactions as an alternative. Recent hardware proposals have demonstrated how transactions can achieve high performance while not suffering limitations of lock-based mechanisms. However, current hardware proposals require programmers to be aware of platform-specific resource limitations such as buffer sizes, scheduling quanta, as well as events such as page faults, and process migrations. If the transactional model is to gain wide acceptance, hardware support for transactions must be virtualized to hide these limitations in much the same way that virtual memory shields the programmer from platform-specific limitations of physical memory. This paper proposes virtual transactional memory (VTM), a user-transparent system that shields the programmer from various platform-specific resource limitations. VTM maintains the performance advantage of hardware transactions, incurs low overhead in time, and has modest costs in hardware support. While many system-level challenges remain, VTM takes a step toward making transactional models more widely acceptable. |
| Author | Herlihy, Maurice Rajwar, Ravi Lai, Konrad |
| Author_xml | – sequence: 1 givenname: Ravi surname: Rajwar fullname: Rajwar, Ravi organization: Intel Corporation – sequence: 2 givenname: Maurice surname: Herlihy fullname: Herlihy, Maurice organization: Brown University – sequence: 3 givenname: Konrad surname: Lai fullname: Lai, Konrad organization: Intel Corporation |
| BookMark | eNqNkD1PwzAURS1RJNrSjY2lDLCgFH_G8VhVBSoVMVAQm-W4z8iQxMVOh_LrSVR-AHd5unpHdzgjNGhCAwhdEDwjBKu71ctiPqMYi5ngJ2iEZa4EpRK_D9CQ4JxleaHkGZqk9Im7cEEooUN09eZjuzeV__HNx3QTTZOMbX1oTDV9gjrEwzk6daZKMPm7Y_R6v9wsHrP188NqMV9nhkraZkZiYJRRpSRlEpxlwjgHOeVbTDhICQx3VahiS0vJoLQ257JgpXRgwRE2RjfH3V0M33tIra59slBVpoGwT5qRXBFCaQdeHkEPAHoXfW3iQRPOiCj6mevj19halyF8JU2w7hXpXpHuFWnBO-72P5wuowfHfgFLy2U9 |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO 7SC 8FD JQ2 L7M L~C L~D |
| DOI | 10.1109/ISCA.2005.54 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Computer and Information Systems Abstracts |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EndPage | 505 |
| ExternalDocumentID | 1431581 |
| Genre | orig-research Conference Paper |
| GroupedDBID | 6IE 6IF 6IG 6IH 6IK 6IL 6IM 6IN AAJGR AARBI ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI IERZE OCL RIB RIC RIE RIL RIO 23M 29F 29O AAWTH ACGFS ADZIZ CHZPO IEGSK IJVOP IPLJI M43 ZY4 7SC 8FD JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-a272t-a70e3232997237efc35affe624d014e77e30fe6598d2b73ebcc64783b7fecef13 |
| IEDL.DBID | RIE |
| ISBN | 076952270X 9780769522708 |
| ISICitedReferencesCount | 94 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000230463000041&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 1063-6897 |
| IngestDate | Thu Oct 02 06:26:20 EDT 2025 Wed Aug 27 02:17:21 EDT 2025 Wed Jan 31 06:47:37 EST 2024 Wed Jan 31 06:45:01 EST 2024 |
| IsDoiOpenAccess | false |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MeetingName | ISCA05: The 32nd Annual International Symposium on Computer Architecture 2005 |
| MergedId | FETCHMERGED-LOGICAL-a272t-a70e3232997237efc35affe624d014e77e30fe6598d2b73ebcc64783b7fecef13 |
| Notes | SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
| PQID | 31691122 |
| PQPubID | 23500 |
| PageCount | 12 |
| ParticipantIDs | acm_books_10_1109_ISCA_2005_54 acm_books_10_1109_ISCA_2005_54_brief ieee_primary_1431581 proquest_miscellaneous_31691122 |
| PublicationCentury | 2000 |
| PublicationDate | 20050501 20050000 20050604 |
| PublicationDateYYYYMMDD | 2005-05-01 2005-01-01 2005-06-04 |
| PublicationDate_xml | – month: 05 year: 2005 text: 20050501 day: 01 |
| PublicationDecade | 2000 |
| PublicationPlace | Washington, DC, USA |
| PublicationPlace_xml | – name: Washington, DC, USA |
| PublicationSeriesTitle | ACM Conferences |
| PublicationTitle | 32nd International Symposium on Computer Architecture (ISCA'05) |
| PublicationTitleAbbrev | ISCA |
| PublicationYear | 2005 |
| Publisher | IEEE Computer Society IEEE |
| Publisher_xml | – name: IEEE Computer Society – name: IEEE |
| SSID | ssj0000451212 ssj0019956 |
| Score | 2.1016042 |
| Snippet | Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from... |
| SourceID | proquest ieee acm |
| SourceType | Aggregation Database Publisher |
| StartPage | 494 |
| SubjectTerms | Computer architecture Computing methodologies -- Concurrent computing methodologies -- Concurrent programming languages Delay Hardware Hardware -- Communication hardware, interfaces and storage Hardware -- Communication hardware, interfaces and storage -- Buses and high-speed links Hardware -- Electronic design automation -- High-level and register-transfer level synthesis Hardware -- Integrated circuits -- Semiconductor memory Microarchitecture Programming profession Proposals Read-write memory Scheduling Software and its engineering -- Software notations and tools -- General programming languages -- Language types -- Concurrent programming languages Switches Theory of computation -- Models of computation -- Concurrency Theory of computation -- Models of computation -- Concurrency -- Parallel computing models Yarn |
| Title | Virtualizing Transactional Memory |
| URI | https://ieeexplore.ieee.org/document/1431581 https://www.proquest.com/docview/31691122 |
| WOSCitedRecordID | wos000230463000041&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB7a4sGTj1aMjxqhR2OT3SSbHKVY9FIKPuht2exOoGBbSVtBf70729dBEbxlYQNh2M3sN7Pf9wF0mCgiE5cESwwP4sLilNzkKmAqUXGRaJaidmYTYjDIRqN8WIObLRcGEd3lM7ylR9fLNzO9pFJZ1-b2KCGedV2IdMXV2tZTSCeF7aSjiHnsmEU2BQdpRvJ_BNlze9wQ4UZ5ZzPOtjfi8-7jU-9uVWohh4C60pO178qPn7XLQP2D_337IbR2VD5_uE1SR1DD6TEcbLwc_PXWbsL167giKsn4y07zFzsXcfXmT-g27mcLXvr3z72HYG2fECgm2CJQIkRuD0xEjeUCS80TVZaYsthYXIRCIA_tMMkzwwrBsdCaiKe8ECVqLCN-Ao3pbIqn4FOv1CRMkT96XJhYGVI4LTODqCJk6EHbBkoSLphLByvCXFIkyeUykUnsQefvCbKoxlh60KTIyfeV0oZcB82Dq03opV391NJQU5wt55KT1k_E2NnvL57DvpNadSWTC2gsqiVewp7-WIznVdstoG_iBLvg |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1ZSwMxEB60CvrkUcV61BV8dHU3R7P7KEVRrKXggW8hm8xCQVvpIeivN5NeD4rg2waysAzJTr6ZfN8HcMpUkTpREixxPBaFxym5y03MjDSikJY10AazCdVuZy8veWcJzuZcGEQMl8_wnB5DL9_17ZhKZRc-t6eSeNYrUgiWTNha84oKKaWwhXgUcY8Dt8gn4biRkQAggfbcHzhUMtPemY2z-Z34_OL2oXk5KbaQR8CysW9T55Ufv-uQg643_vf1m7CzIPNFnXma2oIl7G3DxszNIZpu7iqcPHcHRCbpfvlp0WjhI25eoze6j_u5A0_XV4_Nm3hqoBAbptgoNipB7o9MRI7lCkvLpSlLbDDhPDJCpZAnfijzzLFCcSysJeopL1SJFsuU70Kl1-_hHkTULXWSGXJIF4UTxpHGaZk5RJMiwxrUfaA0IYOhDsAiyTVFknwupZaiBqd_T9DFoItlDaoUOf0-0drQ06DV4HgWeu3XPzU1TA_746HmpPaTMrb_-4vHsHbzeN_Srdv23QGsB-HVUEA5hMpoMMYjWLUfo-5wUA-L6Rvdab8n |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+32nd+annual+international+symposium+on+Computer+Architecture&rft.atitle=Virtualizing+Transactional+Memory&rft.au=Rajwar%2C+Ravi&rft.au=Herlihy%2C+Maurice&rft.au=Lai%2C+Konrad&rft.series=ACM+Conferences&rft.date=2005-05-01&rft.pub=IEEE+Computer+Society&rft.isbn=076952270X&rft.spage=494&rft.epage=505&rft_id=info:doi/10.1109%2FISCA.2005.54 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6897&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6897&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6897&client=summon |