Single error correcting and double error detecting coding scheme

A new coding technique, for single error correction and double error detection in computer memory systems is proposed. The number of 1s in the parity check matrix for the proposed coding, is fewer than all currently available codes for this purpose, except in two cases, when they are almost equal to...

Full description

Saved in:
Bibliographic Details
Published in:Electronics letters Vol. 41; no. 13; p. 1
Main Authors: Lala, P K, Thenappan, P, Anwar, M T
Format: Journal Article
Language:English
Published: Stevenage John Wiley & Sons, Inc 23.06.2005
Subjects:
Coding
Decoding
Electric circuits
Encoding
Error correction
Error detection
Memory (computers)
Parity
ISSN:0013-5194, 1350-911X
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A new coding technique, for single error correction and double error detection in computer memory systems is proposed. The number of 1s in the parity check matrix for the proposed coding, is fewer than all currently available codes for this purpose, except in two cases, when they are almost equal to that obtained by Hsiao code. This results in simplified encoding and decoding circuitry for error detection and correction.
Bibliography:SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ObjectType-Article-1
ObjectType-Feature-2
content type line 23
ISSN:0013-5194
1350-911X