Neuron MOS Binary-Logic Integrated Circuits - Part I: Design Fundamentals and Soft- Hardware-Logic Circuit Implementation

In this part of the paper, we describe the fundamental designing principles of binary-logic circuits using a newly developed highly functional device called Neuron MOS Transistor(vMOS). vMOS is a single MOS transistor simulating the function of biological neurons. In order to facilitate the logic de...

Full description

Saved in:
Bibliographic Details
Published in:IEEE Transactions on Electron Devices Vol. 40; no. 3; pp. 570 - 576
Main Author: 大見 忠弘
Format: Journal Article
Language:English
Published: Institute of Electrical and Electronics Engineers 1993
ISSN:0018-9383
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this part of the paper, we describe the fundamental designing principles of binary-logic circuits using a newly developed highly functional device called Neuron MOS Transistor(vMOS). vMOS is a single MOS transistor simulating the function of biological neurons. In order to facilitate the logic design procedures employing this new-concept transistor, a graphical technique which we call Floating-Gate Potential Diagram has been developed. It is shown that any Boolean functions can be generated using a common circuit configuration of two-stage vMOS inverters. One of the most striking features of vMOS binary-logic application is the realization of a so-called Soft Hardware Logic Circuit. The circuit can represent any logic functions such as AND, OR, NAND, NOR, Exclusive-NOR, Exclusive-OR, etc., by adjusting external control signals without any modifications in its hardware configuration. The circuit allows us to build real-time reconfigurable systems. Test circuits were fabricated by a double-polysilicon CMOS process and their operations were experimentally verified.
Bibliography:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:0018-9383
DOI:10.1109/16.199362