Low-Power Reconfigurable FIR Filter HDL Design

This article discusses the process of HDL (hardware description language) design and testing of reconfigurable FIR filter optimized for low-power consumption in nanoscale CMOS technology. The maximum number of coefficients and used numerical data representation can be set during synthesis. The end-u...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Applied Electronics, AE, International Conference on s. 1 - 6
Hlavní autoři: Bagin, Richard, Nagy, Lukas, Stopjakova, Viera
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 08.09.2025
Témata:
Fabrication
Finite impulse response filters
FIR filter
Flip-flops
floating-point
Hardware
Hardware design languages
HDL
MATLAB
MATLAB app designer
Nanoscale devices
Power demand
Production
Q-format
SystemVerilog
Testing
ISSN:1805-9597
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This article discusses the process of HDL (hardware description language) design and testing of reconfigurable FIR filter optimized for low-power consumption in nanoscale CMOS technology. The maximum number of coefficients and used numerical data representation can be set during synthesis. The end-user is then capable of changing the number of active coefficients (filter order) and their value. All flip-flops can be rearranged into 1-bit scan-chain for production test, and it can also be used for filter debugging. MATLAB application was developed for easier interaction with the FIR filter. It allows the user to set the coefficients, process the samples, scan and display the contents of flip-flops.
ISSN:1805-9597
DOI:10.1109/AE66163.2025.11197774