Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps: Extended Abstract
This paper proposes a modeling and analysis technique to verify SoC address maps. The approach involves (i) modeling the specification and implementation address map using a unified graph model, and (ii) analysis of equivalence in terms of address maps between two such models. Using a state-of-the-a...
Gespeichert in:
| Veröffentlicht in: | Proceedings - Design, Automation, and Test in Europe Conference and Exhibition S. 1 - 2 |
|---|---|
| Hauptverfasser: | , , , , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
EDAA
31.03.2025
|
| Schlagworte: | |
| ISSN: | 1558-1101 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | This paper proposes a modeling and analysis technique to verify SoC address maps. The approach involves (i) modeling the specification and implementation address map using a unified graph model, and (ii) analysis of equivalence in terms of address maps between two such models. Using a state-of-the-art mid-size SoC design, we demonstrate the proposed solution is able to analyze and verify address maps of complex SoC designs and to identify the causes of discrepancies. |
|---|---|
| AbstractList | This paper proposes a modeling and analysis technique to verify SoC address maps. The approach involves (i) modeling the specification and implementation address map using a unified graph model, and (ii) analysis of equivalence in terms of address maps between two such models. Using a state-of-the-art mid-size SoC design, we demonstrate the proposed solution is able to analyze and verify address maps of complex SoC designs and to identify the causes of discrepancies. |
| Author | Arts, Bas Mook, Niels De Kock, Erwin Van Deursen, Arie Chakraborty, Soham |
| Author_xml | – sequence: 1 givenname: Niels surname: Mook fullname: Mook, Niels email: niels.mook@nxp.com organization: NXP,Eindhoven,The Netherlands – sequence: 2 givenname: Erwin surname: De Kock fullname: De Kock, Erwin email: erwin.de.kock@nxp.com organization: NXP,Eindhoven,The Netherlands – sequence: 3 givenname: Bas surname: Arts fullname: Arts, Bas email: bas.arts@nxp.com organization: NXP,Eindhoven,The Netherlands – sequence: 4 givenname: Soham surname: Chakraborty fullname: Chakraborty, Soham email: s.s.chakraborty@tudelft.nl organization: Delft University of Technology,Delft,The Netherlands – sequence: 5 givenname: Arie surname: Van Deursen fullname: Van Deursen, Arie email: arie.vandeursen@tudelft.nl organization: Delft University of Technology,Delft,The Netherlands |
| BookMark | eNo10L1OwzAUQGGDQIIW3oDBL5Din9jJZYtKC0itGIhYKye-pkaJXewg0bcHCZjO9g1nRs5CDEgI5WwhJHC4vW_alS61qBeCCbXgDEAyDSdkJqEWuio5q07JJVeqLjhn_ILMcn5njCkp4JKM22hx8OGNmmBpE8xwzD7TFvt98B-fSF1MdNojXcc0moG-YvLO92byMdDo6MsxTzgWMRTLvT_QxtqEOdOtOeQ7uvqaMFj8cbs8JdNPV-TcmSHj9V_npF2v2uVjsXl-eFo2m8KDnApZG-Gc0k6AYVh2TmtgndUgZAe9rkTPK2ZA98ZakK5iYCSWlWMKFbclyDm5-WU9Iu4OyY8mHXf_a-Q3V8pcBQ |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.23919/DATE64628.2025.10993069 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering Computer Science |
| EISBN | 3982674107 9783982674100 |
| EISSN | 1558-1101 |
| EndPage | 2 |
| ExternalDocumentID | 10993069 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IH 6IK 6IL 6IN AAJGR AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO FEDTE IEGSK IPLJI KZ1 LMP M43 OCL RIE RIL |
| ID | FETCH-LOGICAL-i93t-38a2ff56f29a0e4bf6690bd6923b9c672c170a96cadd93f709a3e47f05e51d493 |
| IEDL.DBID | RIE |
| IngestDate | Wed Aug 27 01:55:02 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i93t-38a2ff56f29a0e4bf6690bd6923b9c672c170a96cadd93f709a3e47f05e51d493 |
| PageCount | 2 |
| ParticipantIDs | ieee_primary_10993069 |
| PublicationCentury | 2000 |
| PublicationDate | 2025-March-31 |
| PublicationDateYYYYMMDD | 2025-03-31 |
| PublicationDate_xml | – month: 03 year: 2025 text: 2025-March-31 day: 31 |
| PublicationDecade | 2020 |
| PublicationTitle | Proceedings - Design, Automation, and Test in Europe Conference and Exhibition |
| PublicationTitleAbbrev | DATE |
| PublicationYear | 2025 |
| Publisher | EDAA |
| Publisher_xml | – name: EDAA |
| SSID | ssj0005329 |
| Score | 2.2874591 |
| Snippet | This paper proposes a modeling and analysis technique to verify SoC address maps. The approach involves (i) modeling the specification and implementation... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Analytical models Europe Formal verification System-on-chip |
| Title | Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps: Extended Abstract |
| URI | https://ieeexplore.ieee.org/document/10993069 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZoxQBLoRTx1g2saRMncXJjVVoxQNUhqrpViR-iEiRVSfn9nPPgMTCwRFYkK7Itx993vu87xu65CpT0UBE30YYeqXTQGAJyni0eJ4JMVMmYy6doPo9XK1w0YvVKC6O1rpLP9NA2q7t8Vci9DZWN7C0OQVzssE4UiVqs9Z3P4XOsU3W4jx6OHsbJVFjlJZFAHg7bvr-qqFSHyKz3z8-fsMG3HA8WXwfNKTvQeZ_12noM0GzPPjv-YS54xt5smTMrNoc0V9Caj0DSmrYCwVUg-AczC1tfYUn9TBPBg8JA7WXuFLkzedlsYayUZebwnNIQYNrEzmGc2ViJLAcsmU2TyaPTFFdwNuiXjh-n3JhQGI6pq4PMCKLJmRKE9zKUIuLSi9wUhaT_H_omcjH1dRAZN9ShpwL0z1k3L3J9wSALVSgNl8poJHBGACBwYySm5GZIDC--ZAM7l-ttbZ-xbqfx6o_31-zIrlgt_Lth3XK317fsUH6Um_fdXbXon6G0raE |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LTsJAFJ0omqgbFDG-vQu3hXbaTnuXBCEYgbBoCDvSziOSaEuw-P3O9CG6cOGmaZpM0s6jc86de-4h5JEKT3AHheYmUulLzC1USgM5x5jHMS9hRTLmfBxMp-FigbNKrF5oYaSURfKZ7Jjb4ixfZHxrQmVdc4qjIS7ukwNjnVXJtXYZHS7FMlmHuuhg96kXDZjRXmoaSP1O3fqXj0qxjQyb_3yBU9LeCfJg9r3VnJE9mbZIs3ZkgGqBtsjJj_KC5-TdGJ0ZuTnEqYC6_AhEddlW0IAVNACEoQGubzDX7VQVw4NMQVnN3MpSq_-6WkNPCMPNYRLrT4BBFT2HXmKiJTxvk2g4iPojq7JXsFbo5pYbxlQpnymKsS29RDFNlBPBNOJLkLOAciewY2Rc_wHRVYGNsSu9QNm-9B3hoXtBGmmWyksCiS98rigXSqKGZxoCeHaImivZCWqOF16RtunL5bosoLGsu_H6j-cP5GgUTcbL8fP05YYcm9ErZYC3pJFvtvKOHPLPfPWxuS8mwBfaD7Dq |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Proceedings+-+Design%2C+Automation%2C+and+Test+in+Europe+Conference+and+Exhibition&rft.atitle=Modeling+and+Analysis+Technique+for+the+Formal+Verification+of+System-on-Chip+Address+Maps%3A+Extended+Abstract&rft.au=Mook%2C+Niels&rft.au=De+Kock%2C+Erwin&rft.au=Arts%2C+Bas&rft.au=Chakraborty%2C+Soham&rft.date=2025-03-31&rft.pub=EDAA&rft.eissn=1558-1101&rft.spage=1&rft.epage=2&rft_id=info:doi/10.23919%2FDATE64628.2025.10993069&rft.externalDocID=10993069 |