Low power optimization of instruction cache based on tag check reduction

In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using th...

Full description

Saved in:
Bibliographic Details
Published in:2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) pp. 1 - 3
Main Authors: Quanquan Li, Lidan Bao, Tiejun Zhang, Chaohuan Hou
Format: Conference Proceeding
Language:English
Published: IEEE 01.10.2012
Subjects:
Arrays
compiler support
Degradation
Digital signal processing
low power instruction cache
Microprocessors
Optimization
Power demand
Program processors
tag check reduction
ISBN:9781467324748, 1467324744
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In the embedded microprocessor based systems, the instruction cache dissipates a large percentage of the system power, since the instruction fetching occurs on nearly every clock cycle. This paper proposes a low power optimization method of instruction cache based on tag check reduction. By using the compiler to denote the loops whose length is less than the instruction cache size and adding some simple logic circuits to control the tag array access, the unnecessary tag checks could be reduced and the instruction cache energy consumption could be saved. Experimental results of the SuperV DSP show that this approach could save 20.1% of instruction cache power consumption, with only 0.69% of area increasing and 0.05% of performance degradation.
ISBN:9781467324748
1467324744
DOI:10.1109/ICSICT.2012.6467763