Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding

In this paper, an efficient implementation of the concurrent decision feedback equalizer (DFE) is carried out using offset binary coding (OBC) based on distributed arithmetic (DA). The concurrent decision feedback equalizer is employed in multi-gigabit systems which uses the principle of paralleliza...

Full description

Saved in:
Bibliographic Details
Published in:2016 20th International Symposium on VLSI Design and Test (VDAT) pp. 1 - 6
Main Authors: Khan, M. Tasleem, Ahamed, Shaik Rafi, Chatterjee, Amitabh
Format: Conference Proceeding
Language:English
Published: IEEE 01.05.2016
Subjects:
Adders
Complexity theory
decision feedback equalizer (DFE)
Decision feedback equalizers
Distributed arithmetic (DA)
Field-flow fractionation
Hardware
Indexes
look-up table (LUT)
offset binary coding (OBC)
Table lookup
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In this paper, an efficient implementation of the concurrent decision feedback equalizer (DFE) is carried out using offset binary coding (OBC) based on distributed arithmetic (DA). The concurrent decision feedback equalizer is employed in multi-gigabit systems which uses the principle of parallelization. However, the hardware complexity of adders and multipliers rises quadratically with parallelization factor. In our proposed technique, we have used look-up table (LUT) and shift-accumulate block as per DA requirement. In order to reduce the access time of LUT, we employed OBC scheme which therefore improves the speed of filtering operation. Moreover, it also reduces the chip area for LUT based filter design. Furthermore, our design provides significant reduction of hardware complexities in spite of slight increase in address decoding logic of OBC combinations while LUT complexity grows linearly. By doing so, the concurrent nature of look-ahead DFE is unaltered and can still be used for multi-gigabit applications. We have estimated hardware complexity and critical path of our design and compared with best existing schemes. Synthesis is performed in UMC 180 nm CMOS technology using cadence RTL compiler for the feedback filter length N = 4, 6 and 8. The proposed structure of concurrent look-ahead DFE is found to have low area in comparison to other schemes for any length of the feedback filter.
AbstractList In this paper, an efficient implementation of the concurrent decision feedback equalizer (DFE) is carried out using offset binary coding (OBC) based on distributed arithmetic (DA). The concurrent decision feedback equalizer is employed in multi-gigabit systems which uses the principle of parallelization. However, the hardware complexity of adders and multipliers rises quadratically with parallelization factor. In our proposed technique, we have used look-up table (LUT) and shift-accumulate block as per DA requirement. In order to reduce the access time of LUT, we employed OBC scheme which therefore improves the speed of filtering operation. Moreover, it also reduces the chip area for LUT based filter design. Furthermore, our design provides significant reduction of hardware complexities in spite of slight increase in address decoding logic of OBC combinations while LUT complexity grows linearly. By doing so, the concurrent nature of look-ahead DFE is unaltered and can still be used for multi-gigabit applications. We have estimated hardware complexity and critical path of our design and compared with best existing schemes. Synthesis is performed in UMC 180 nm CMOS technology using cadence RTL compiler for the feedback filter length N = 4, 6 and 8. The proposed structure of concurrent look-ahead DFE is found to have low area in comparison to other schemes for any length of the feedback filter.
Author Chatterjee, Amitabh
Khan, M. Tasleem
Ahamed, Shaik Rafi
Author_xml – sequence: 1
  givenname: M. Tasleem
  surname: Khan
  fullname: Khan, M. Tasleem
  email: tasleem@iitg.ernet.in
  organization: Dept. of Electron. & Electr. Eng., India Inst. of Technol. Guwahati, Guwahati, India
– sequence: 2
  givenname: Shaik Rafi
  surname: Ahamed
  fullname: Ahamed, Shaik Rafi
  email: rafiahamed@iitg.ernet.in
  organization: Dept. of Electron. & Electr. Eng., India Inst. of Technol. Guwahati, Guwahati, India
– sequence: 3
  givenname: Amitabh
  surname: Chatterjee
  fullname: Chatterjee, Amitabh
  email: amitabh_c@iitg.ernet.in
  organization: Dept. of Electron. & Electr. Eng., India Inst. of Technol. Guwahati, Guwahati, India
BookMark eNotj8lOAzEQRI0EBwj5glz8AzO0PZ7FxygEiBSJQyKukZd2sDJjh1kO8PU4Sk7V6up-qnoi9yEGJGTBIGcM5Mtm9_W63OccWJU3UImm4ndkLuuGlSCBCc7FIzmunfPGYxip784tdmlSo4-BRkdNDGbq-4vZxnhS36gstWj8cDlwiFYrc6L4M6nW_2FPp8GHY_p0A45U-6D63wSxaflMHpxqB5zfdEZ2b-v96iPbfr5vVstt5iWMmTaVM6B5wWtuQTgtUSmjCp2yKoGqZiikKaFmFhhrAGvgUgpXsoazwhQzsrhSPSIezr3vUoLDrXzxD8-1Vhg
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ISVDAT.2016.8064862
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781509014224
1509014225
EndPage 6
ExternalDocumentID 8064862
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i90t-bc6fc0b23272d04fb9eaaca3b224a4ea71e49c5071d01180e702994f518213c3
IEDL.DBID RIE
IngestDate Wed Jun 26 19:24:14 EDT 2024
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-bc6fc0b23272d04fb9eaaca3b224a4ea71e49c5071d01180e702994f518213c3
PageCount 6
ParticipantIDs ieee_primary_8064862
PublicationCentury 2000
PublicationDate 2016-May
PublicationDateYYYYMMDD 2016-05-01
PublicationDate_xml – month: 05
  year: 2016
  text: 2016-May
PublicationDecade 2010
PublicationTitle 2016 20th International Symposium on VLSI Design and Test (VDAT)
PublicationTitleAbbrev ISVDAT
PublicationYear 2016
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.6421239
Snippet In this paper, an efficient implementation of the concurrent decision feedback equalizer (DFE) is carried out using offset binary coding (OBC) based on...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Adders
Complexity theory
decision feedback equalizer (DFE)
Decision feedback equalizers
Distributed arithmetic (DA)
Field-flow fractionation
Hardware
Indexes
look-up table (LUT)
offset binary coding (OBC)
Table lookup
Title Efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding
URI https://ieeexplore.ieee.org/document/8064862
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEF5q8eBJpRXf7MGjaZMm2cdRtEUvpdAivZV9zJaiJtKmHvz1zm5iRfDiLSzZWZiF-WaSb74h5Ca2EvJEJZHlHAsUBIBIZBIinjOHCTrPQZgwbIKPx2I-l5MWud31wgBAIJ9Bzz-Gf_m2NFv_qawvED-FD7h7nLO6V6sREkpi2X-aPj_czTxbi_WaN3-NTAmIMTr831lHpPvTekcnO1A5Ji0oOmQ5DEIPuIGu3r4J396jtHQUC1pTiyzRV8yYFUZXS20zOoc6NKSVeaEQ2ic_YU091X2JO90GKqpDPy4a8cd1yXQ0nN0_Rs2EhGgl4yrShjkTa0yK-MDGmdMSlDIq1YjLKgPFE8ik8RmfDVJvwGNEn8zlWFQkqUlPSLsoCzglFM24gdTSccsyJlKVOIUhVHAEL4YZxxnpeBct3msJjEXjnfO_ly_Igb-Fmhd4SdrVegtXZN98VKvN-jrc2xfiXJ0R
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3fS8MwEA5jCvqksom_zYOPdmvXtEkeRTc2nGOwIXsbaXIZQ91k63zwr_eS1ongi28lNBe4wH137XffEXITGglJpKLAcI4FCgJAIJiEgCepxQSdJyC0HzbBBwMxmchhhdxue2EAwJPPoOEe_b98s9Qb96msKRA_hQu4OwljrbDo1iqlhKJQNnuj54e7seNrpY3y3V9DUzxmdA7-d9ohqf8039HhFlaOSAUWNTJre6kH3EDnb9-Ub-dTurQUS1pdyCzRV8yZFcZXQ005PIdaNJQp_ULBN1B-woo6svsMd9o15DTzHbloxB1XJ6NOe3zfDcoZCcFchnmQ6dTqMMO0iLdMyGwmQSmt4gyRWTFQPAImtcv5jBd7Ax4i_jCbYFkRxTo-JtXFcgEnhKIZ25KZtNykLBWxiqzCICo4wleKOccpqTkXTd8LEYxp6Z2zv5evyV53_NSf9nuDx3Oy726kYAlekGq-2sAl2dUf-Xy9uvJ3-AU4Z6BY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2016+20th+International+Symposium+on+VLSI+Design+and+Test+%28VDAT%29&rft.atitle=Efficient+implementation+of+concurrent+lookahead+decision+feedback+equalizer+using+offset+binary+coding&rft.au=Khan%2C+M.+Tasleem&rft.au=Ahamed%2C+Shaik+Rafi&rft.au=Chatterjee%2C+Amitabh&rft.date=2016-05-01&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FISVDAT.2016.8064862&rft.externalDocID=8064862