Design and Implementation of a 1.5Gsps Digital Channelized Receiver

Based on the derivation of the efficient implementation structure of the frequency domain polyphase filter digital channelized receiver, a digital channelized receiver was achieved on the hardware platform with I/Q sampling, 1500Msps, 64channels. In order to ensure good performance of the system, op...

Full description

Bibliographic Details

Published in:	2010 2nd International Conference on Information Engineering and Computer Science pp. 1 - 4
Main Authors:	Xu, Shichao, Liu, Guoman, Gao, Meiguo, Qin, Guo Jie
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.12.2010
Subjects:	Clocks Data processing Field programmable gate arrays Frequency domain analysis Hardware Low pass filters Receivers
ISBN:	1424479398, 9781424479399
ISSN:	2156-7379
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!