AXIOM: A 64-bit reconfigurable hardware/software platform for scalable embedded computing

The AXIOM platform is built with, in mind, the possibility of executing an application not only on a single board but also, in a distributed fashion, on multiple boards. While this is a classic problem with some solutions in the case of no constraints, it becomes interesting for embedded computing a...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2017 6th Mediterranean Conference on Embedded Computing (MECO) s. 1 - 4
Hlavní autor: Giorgi, Roberto
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.06.2017
Témata:
Computational modeling
Cyber-Physical Systems
Distributed Shared Memory
Embedded computing
Field programmable gate arrays
FPGA Programming
Graphics processing units
Hardware
Instruction sets
Memory Model
Performance Evaluation
Programming Model
Reconfigurable Systems
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The AXIOM platform is built with, in mind, the possibility of executing an application not only on a single board but also, in a distributed fashion, on multiple boards. While this is a classic problem with some solutions in the case of no constraints, it becomes interesting for embedded computing and cyber-physical systems where we aim to accelerate applications while maintaining energy efficiency and also easy programmability. Currently, the AXIOM platform consists of a custom board based on the Xilinx Zynq Ultrascale+ ZU9EG which incorporates the largest FPGA available on that System-on-Chip at the moment, four 64-bit ARM cores and two 32-bit ARM cores, up to 32GiB of main memory and several 12.5Gbit/s tranceivers. We relyed on this hardware to develop our novel concept, which exploits dataflow execution in multiple ways for programs that are written in an OpenMP extension, known as OmpSs. A key aspect relates to the adopted memory consistency model, which allows the programmer to focus on aspects other than taking care of the communication among nodes. The lower level of our communication stack relies on a fast interconnect based on inexpensive USB-C type connectors rather than on other proprietary interfaces. The reconfigurable logic provides a complete Network Interface Card (NIC) to allow fast routing of the data and code of the system. We envision many applications for this platform although we are currently focused on developing two basic scenarios based on the Smart-Home and on Smart-Video surveillance. Our initial results confirm good scalability of the platform and a speed-up compared to other programming models such as Cilk and OpenMPI.
DOI:10.1109/MECO.2017.7977173