System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

Field-programmable gate array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. multiprocessors-on-a-programmable-chip (MPoPCs) represent the recent trend in this arena; they integrate the advantages of both software programmability and ha...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:2006 International Conference on Computer Design s. 411 - 416
Hlavní autori: Xiaofang Wang, Ziavras, S.G., Jie Hu
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 01.10.2006
Predmet:
Chip multiprocessor
Continuous improvement
Design methodology
Energy consumption
energy modeling
Field programmable gate arrays
FPGA
Hardware
Libraries
Power system modeling
Reconfigurable architectures
SIMD/MIMD mixed-mode computing
Sparse matrices
Statistics
ISBN:9780780397064, 0780397061
ISSN:1063-6404
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Field-programmable gate array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. multiprocessors-on-a-programmable-chip (MPoPCs) represent the recent trend in this arena; they integrate the advantages of both software programmability and hardware reconfigurability. However, FPGAs consume more energy than ASICs. The lack of powerful tools and models to estimate and verify the energy consumption in the early stages of the design cycle exacerbates this problem. In this paper, we propose a system-level energy estimation model to accompany our design methodology for HERA (heterogeneous reconfigurable architecture), a versatile reconfigurable MPoPC that we have implemented on Xilinx FPGAs. The model utilizes both physical-level measurements from a hardware component library and application statistics. Experiments with the parallel LU factorization of large sparse matrices show an average error in energy estimation of about 5.17%. We also demonstrate performance-energy trade-off test cases that incorporate this model into HERA's design methodology to satisfy the real needs of application-system pairs.
ISBN:9780780397064
0780397061
ISSN:1063-6404
DOI:10.1109/ICCD.2006.4380849