An efficient methodology for transaction-level design of multi-core h.264 video decoder

H.264 video decoder is a good choice for embedded instruments because of its higher compression ratio than MPEG2, as well as its higher requirements of run-time computational resource. Multi-core system is the future of the embedded processor design for its power efficiency and multi-thread parallel...

Full description

Saved in:
Bibliographic Details
Published in:2011 IEEE International Conference on Consumer Electronics (ICCE) pp. 399 - 400
Main Authors: Bingbing Xia, Fei Qiao, Huazhong Yang, Hui Wang
Format: Conference Proceeding
Language:English
Published: IEEE 01.01.2011
Subjects:
Analytical models
Decoding
Design methodology
Multicore processing
Parallel programming
Time domain analysis
Time varying systems
ISBN:9781424487110, 1424487110
ISSN:2158-3994
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract H.264 video decoder is a good choice for embedded instruments because of its higher compression ratio than MPEG2, as well as its higher requirements of run-time computational resource. Multi-core system is the future of the embedded processor design for its power efficiency and multi-thread parallelization, and can be used to fit well with the requirements for this decoder. To simulate and evaluate the performance of such application-specific multi-core systems effectively, a method based on the combination of TLM language (SystemC) and shared-memory parallel programming model (OpenMP) is given, and experiments show that it can effectively simulate the system in a short time and more importantly, it can be used to help analyze the efficiency of each task-parallelization strategy. After optimization, the speedup ratio for each slice decoding can get about 3.06 on average under 4-core multi-core systems.
AbstractList H.264 video decoder is a good choice for embedded instruments because of its higher compression ratio than MPEG2, as well as its higher requirements of run-time computational resource. Multi-core system is the future of the embedded processor design for its power efficiency and multi-thread parallelization, and can be used to fit well with the requirements for this decoder. To simulate and evaluate the performance of such application-specific multi-core systems effectively, a method based on the combination of TLM language (SystemC) and shared-memory parallel programming model (OpenMP) is given, and experiments show that it can effectively simulate the system in a short time and more importantly, it can be used to help analyze the efficiency of each task-parallelization strategy. After optimization, the speedup ratio for each slice decoding can get about 3.06 on average under 4-core multi-core systems.
Author Fei Qiao
Hui Wang
Bingbing Xia
Huazhong Yang
Author_xml – sequence: 1
  surname: Bingbing Xia
  fullname: Bingbing Xia
  email: xbb07@mails.tsinghua.edu.cn
  organization: Tsinghua Nat. Lab. for Inf. & Technol., Tsinghua Univ., Beijing, China
– sequence: 2
  surname: Fei Qiao
  fullname: Fei Qiao
  organization: Tsinghua Nat. Lab. for Inf. & Technol., Tsinghua Univ., Beijing, China
– sequence: 3
  surname: Huazhong Yang
  fullname: Huazhong Yang
  organization: Tsinghua Nat. Lab. for Inf. & Technol., Tsinghua Univ., Beijing, China
– sequence: 4
  surname: Hui Wang
  fullname: Hui Wang
  organization: Tsinghua Nat. Lab. for Inf. & Technol., Tsinghua Univ., Beijing, China
BookMark eNo1kNFqwjAYhTOmMHU-wNhNXqBd_jRpkkspbhOE3Qi7lDT5oxk1GW0n-PYT5q4OBz4OH2dOJiknJOQJWAnAzMumadYlZwClVJzXQt-ROQguhFbA-D1ZGqX_O7AJmXGQuqiMEVMy06KoRQVCPZD5MHwxBsZIMyOfq0QxhOgippGecDxmn7t8uNCQezr2Ng3WjTGnosMzdtTjEA-J5kBPP90YC5d7pMfyqkPP0WO-Ai577B_JNNhuwOUtF2T3ut4178X2423TrLZFNGwswDDPBQAPHqxzYJyWba2DMsFoIVEFHnSNxhqrtG2V9FpACy2TtrZC6mpBnv9mIyLuv_t4sv1lf_un-gVcyFbP
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ICCE.2011.5722648
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1424487102
1424487129
9781424487103
1424487099
9781424487097
9781424487127
EndPage 400
ExternalDocumentID 5722648
Genre orig-research
GroupedDBID 6IE
6IF
6IH
6IL
6IN
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
M43
OCL
RIE
RIL
RIO
ID FETCH-LOGICAL-i90t-190d24112fd1acc19c85b68f79f9845e7f2f86e9a9a78ab75d841b1b05a6a4583
IEDL.DBID RIE
ISBN 9781424487110
1424487110
ISSN 2158-3994
IngestDate Wed Aug 27 02:41:27 EDT 2025
IsPeerReviewed true
IsScholarly true
LCCN 84-643147
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-190d24112fd1acc19c85b68f79f9845e7f2f86e9a9a78ab75d841b1b05a6a4583
PageCount 2
ParticipantIDs ieee_primary_5722648
PublicationCentury 2000
PublicationDate 2011-Jan.
PublicationDateYYYYMMDD 2011-01-01
PublicationDate_xml – month: 01
  year: 2011
  text: 2011-Jan.
PublicationDecade 2010
PublicationTitle 2011 IEEE International Conference on Consumer Electronics (ICCE)
PublicationTitleAbbrev ICCE
PublicationYear 2011
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0019959
ssj0000527452
Score 1.7554156
Snippet H.264 video decoder is a good choice for embedded instruments because of its higher compression ratio than MPEG2, as well as its higher requirements of...
SourceID ieee
SourceType Publisher
StartPage 399
SubjectTerms Analytical models
Decoding
Design methodology
Multicore processing
Parallel programming
Time domain analysis
Time varying systems
Title An efficient methodology for transaction-level design of multi-core h.264 video decoder
URI https://ieeexplore.ieee.org/document/5722648
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07a8MwED6S0KFd-khK32joWKWWI1nSWEJCu4QMgWYLsh40UOySOv39lWTHaaFLwYNthCVkxN13d993APeGpZZQl2LlPESho1xhlUnjj3tinU4zY3XdbILPZmK5lPMOPLRcGGttLD6zw3Abc_mm1NsQKvPgPdA-RRe6nPOaq9XGUxLm8RVrpaMC8zi4vt6iCeyNMN2RujxAIK3W0-65SXeSRD6-jMeTWtmzme1X25VodabH_1vvCQz29D00bw3TKXRscQZHP5QH-_D6VCAb1SP8F1DdRjoG2JF3YlG1byKO30NVETKx0AOVDsUKRBzEL9Hb0M-LApGv9AMCOX4zgMV0shg_46bHAl7LpMLeHTDehpPUGaK0JlILlmfCcemkoMxylzqRWamk4kLlnBlBSU7yhKlMhZTrOfSKsrAXgHQeknKOM6Iklc4jR8IVJdK6kQq6hpfQDzu0-qhVNFbN5lz9_foaDuvobbhuoFdttvYWDvRXtf7c3MVf_w2QI6eJ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PS8MwFH7MKagXf2zib3PwaGbTJW1ylLGx4Rw7DNxtpGmCA2lldv79JmnXKXgRemhLaEJoeO97733fA7hPWagJNSGWxkIU2k0klpFI7XEPtFFhlGpVNpuIJxM-n4tpAx5qLozW2hef6Y679bn8NFdrFyqz4N3RPvkO7DJKQ1KyteqISsAswmK1eJTjHjvn19o0jq0Zphtal4UIpFZ72jxXCU8SiMdRr9cvtT2r-X41XvF2Z3D0vxUfQ3tL4EPT2jSdQENnp3D4Q3uwBa9PGdJeP8J-AZWNpH2IHVk3FhXbNuL43dUVodSXeqDcIF-DiJ38JXrr2HmRo_LldoCjx6_aMBv0Z70hrros4KUICmwdgtRacRKalEiliFCcJRE3sTCCU6ZjExoeaSGFjLlMYpZyShKSBExG0iVdz6CZ5Zk-B6QSl5YzMSNSUGEsdiSxpERo05VO2fACWm6HFh-ljsai2pzLv1_fwf5w9jJejEeT5ys4KGO57rqGZrFa6xvYU1_F8nN163-Db37rqtA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2011+IEEE+International+Conference+on+Consumer+Electronics+%28ICCE%29&rft.atitle=An+efficient+methodology+for+transaction-level+design+of+multi-core+h.264+video+decoder&rft.au=Bingbing+Xia&rft.au=Fei+Qiao&rft.au=Huazhong+Yang&rft.au=Hui+Wang&rft.date=2011-01-01&rft.pub=IEEE&rft.isbn=9781424487110&rft.issn=2158-3994&rft.spage=399&rft.epage=400&rft_id=info:doi/10.1109%2FICCE.2011.5722648&rft.externalDocID=5722648
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2158-3994&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2158-3994&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2158-3994&client=summon