Realization of area efficient QR factorization using unified division, square root, and inverse square root hardware

The QR factorization is used in many signal processing and communication applications such as echo cancellation, adaptive beamforming and multiple-input-multiple-output (MIMO) systems. However, division, square root and inverse square root operations required by the QR algorithm are very difficult t...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2009 IEEE International Conference on Electro/Information Technology s. 245 - 250
Hlavní autoři: Aslan, S., Oruklu, E., Saniie, J.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.06.2009
Témata:
Adaptive signal processing
Algorithm design and analysis
Application software
Arithmetic
Computer architecture
Delay
Field programmable gate arrays
Hardware
Newton method
Signal processing algorithms
ISBN:9781424433544, 1424433541
ISSN:2154-0357
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract The QR factorization is used in many signal processing and communication applications such as echo cancellation, adaptive beamforming and multiple-input-multiple-output (MIMO) systems. However, division, square root and inverse square root operations required by the QR algorithm are very difficult to implement because they are computationally slow and area-consuming arithmetic operations. This paper presents unified hardware architecture for fast, area efficient QR factorization based on the Householder transformation. Newton-Raphson, and Goldschmidt algorithms are used for fast division, square root and inverse square root blocks. By using a unified architecture, area and power requirements for QR factorization are reduced without decreasing overall speed. The design and implementation of the proposed hardware is presented with synthesis results based on FPGA hardware.
AbstractList The QR factorization is used in many signal processing and communication applications such as echo cancellation, adaptive beamforming and multiple-input-multiple-output (MIMO) systems. However, division, square root and inverse square root operations required by the QR algorithm are very difficult to implement because they are computationally slow and area-consuming arithmetic operations. This paper presents unified hardware architecture for fast, area efficient QR factorization based on the Householder transformation. Newton-Raphson, and Goldschmidt algorithms are used for fast division, square root and inverse square root blocks. By using a unified architecture, area and power requirements for QR factorization are reduced without decreasing overall speed. The design and implementation of the proposed hardware is presented with synthesis results based on FPGA hardware.
Author Saniie, J.
Aslan, S.
Oruklu, E.
Author_xml – sequence: 1
  givenname: S.
  surname: Aslan
  fullname: Aslan, S.
  organization: Electr. & Comput. Eng. Dept., Illinois Inst. of Technol., Chicago, IL, USA
– sequence: 2
  givenname: E.
  surname: Oruklu
  fullname: Oruklu, E.
  organization: Electr. & Comput. Eng. Dept., Illinois Inst. of Technol., Chicago, IL, USA
– sequence: 3
  givenname: J.
  surname: Saniie
  fullname: Saniie, J.
  organization: Electr. & Comput. Eng. Dept., Illinois Inst. of Technol., Chicago, IL, USA
BookMark eNpVkEtLAzEQxyO2YFt7F7zkA3RrnrvJUUp9QEEsvZfZzUQjNavJtqKf3gUr6Gn4zf8BM2MyiG1EQi44m3PO7NXyfjMXjNm55saWgp2Qqa0MV0IpKbXmp_9YqQEZCa5VwaSuhmTcR41ltmL8jExzfmGM9a2lFWZEujXCLnxBF9pIW08hIVD0PjQBY0cf19RD07Xp17LPIT7RfQw-oKMuHELu1zOa3_d9lKa27WYUoqMhHjBl_CvQZ0juo6dzMvSwyzg9zgnZ3Cw3i7ti9XB7v7heFcGyruBSNqbm2ttG1iAQSvTMNEoDB1WzWsuKuxKk708uK6lkLRGFc8AtGG5QTsjlT21AxO1bCq-QPrfHH8pvvsFkIg
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/EIT.2009.5189620
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781424433551
142443355X
EndPage 250
ExternalDocumentID 5189620
Genre orig-research
GroupedDBID 6IE
6IF
6IH
6IK
6IL
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
M43
OCL
RIE
RIL
RNS
ID FETCH-LOGICAL-i90t-133c8b15f9c3ba2ea6ef08c45a1a4b0b5371d6a3f35467343b3ee2dda19a818e3
IEDL.DBID RIE
ISBN 9781424433544
1424433541
ISSN 2154-0357
IngestDate Wed Aug 27 02:12:51 EDT 2025
IsPeerReviewed false
IsScholarly false
LCCN 2008909701
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-133c8b15f9c3ba2ea6ef08c45a1a4b0b5371d6a3f35467343b3ee2dda19a818e3
PageCount 6
ParticipantIDs ieee_primary_5189620
PublicationCentury 2000
PublicationDate 2009-June
PublicationDateYYYYMMDD 2009-06-01
PublicationDate_xml – month: 06
  year: 2009
  text: 2009-June
PublicationDecade 2000
PublicationTitle 2009 IEEE International Conference on Electro/Information Technology
PublicationTitleAbbrev EIT
PublicationYear 2009
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001096928
ssj0000453132
Score 1.4843874
Snippet The QR factorization is used in many signal processing and communication applications such as echo cancellation, adaptive beamforming and...
SourceID ieee
SourceType Publisher
StartPage 245
SubjectTerms Adaptive signal processing
Algorithm design and analysis
Application software
Arithmetic
Computer architecture
Delay
Field programmable gate arrays
Hardware
Newton method
Signal processing algorithms
Title Realization of area efficient QR factorization using unified division, square root, and inverse square root hardware
URI https://ieeexplore.ieee.org/document/5189620
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZKxcAEqEW85YGxoXb8imfUCiRUlapDt8p2zihLCn3A38fOo4DEwhYnURKdLN2Xu_u-D6E7AZRKo02iUqMS7rxJLGNpIh3xwintLamIws9qMskWCz3toMGeCwMA1fAZ3MfDqpefr9wulsqGgmZapuEH_UApWXO19vWUAE1aFcK6vhKwua6sVUNS4wlhQrW8LsYEp63cU7PmbQuT6OHoaV4LWTbv-2W8UuWd8fH_vvgE9b8JfHi6T02nqANlD21nARQ2tEu88tgEvIihkpAID8EvM1yb77S3xJH4V7wrCx9gKo68rVhZG-DNe9hWgAPk3g6wKXNclHG2A35ewJHM9RlWfTQfj-YPj0ljupAUmkRneuYyS4XXjlmTgpHgSea4MNRwS6xgiubSMB9iJhXjzDKANM8N1SbkfmBnqFuuSjhHmAtuajGY1HFutUmlJyYnjucB9HBygXoxYMu3WlZj2cTq8u_TV-iobuTEAsg16m7XO7hBh-5jW2zWt9Ve-AJHPq8-
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwELUqQIIJUIv4xgNjQ-3YTuIZtWpFqUqVoVt1dmzUJYU2hb-PnY8CEgtbnERJdLJ0L3f33kPoXhhKI5AQxCHEAdcWAsVYGESaWKFjaRUpicLjeDJJ5nM5baHujgtjjCmHz8yDPyx7-dlKb32prCdoIqPQ_aDvC85DUrG1dhUVB04aHcKqwuLQuSzNVV1a4wFhIm6YXYwJThvBp3rNmyYmkb3-KK2kLOs3_rJeKTPP4Ph_33yCOt8UPjzdJadT1DJ5GxUzBwtr4iVeWQwOMWJTiki4h-CXGa7sd5pb_FD8K97mS-uAKvbMLV9b6-LNu9tYBjvQXXQx5Ble5n66w_y8gD2d69OtOigd9NPHYVDbLgRLSbw3PdOJosJKzRSEBiJjSaK5AApcESVYTLMImHUxi2LGmWLGhFkGVILL_oadob18lZtzhLngUMnBhJpzJSGMLIGMaJ452MPJBWr7gC3eKmGNRR2ry79P36HDYfo8XoxHk6crdFS1dXw55BrtFeutuUEH-qNYbta35b74Ape9soU
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2009+IEEE+International+Conference+on+Electro%2FInformation+Technology&rft.atitle=Realization+of+area+efficient+QR+factorization+using+unified+division%2C+square+root%2C+and+inverse+square+root+hardware&rft.au=Aslan%2C+S.&rft.au=Oruklu%2C+E.&rft.au=Saniie%2C+J.&rft.date=2009-06-01&rft.pub=IEEE&rft.isbn=9781424433544&rft.issn=2154-0357&rft.spage=245&rft.epage=250&rft_id=info:doi/10.1109%2FEIT.2009.5189620&rft.externalDocID=5189620
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2154-0357&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2154-0357&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2154-0357&client=summon