Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development

Architectures exploiting time and space parallelism can be used to increase performance. Reduced instruction set computers (RISC) enhance performance of a single instruction stream through a simple load/store architecture. Data dependencies are eliminated by introducing NOP instructions in the strea...

Celý popis

Podrobná bibliografia

Vydané v:	1993 (25th) Southeastern Symposium on System Theory s. 452 - 456
Hlavní autori:	Killeen, T., Celenk, M.
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 1993
Predmet:	Computer aided instruction Computer architecture Interleaved codes Multitasking Parallel processing Pipeline processing Process design Reduced instruction set computing Registers Very large scale integration
ISBN:	0818635606, 9780818635601
ISSN:	0094-2898
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!