Using the Multi-Threaded Computation Model as a Unifying Framework for Hardware-Software Co-Design and Implementation

The range of distributed real-time and embedded (DRE) system applications has continued to expand at a vigorous rate. Designers of DRE systems are constantly challenged to provide new capabilities to meet expanding requirements and increased computational needs, while under pressure to provide const...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2003 The Ninth IEEE International Workshop on Object-Oriented Real-Time Dependable Systems s. 317
Hlavní autoři: Niehaus, Andrews
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 2003
Témata:
Biological system modeling
Computational modeling
Field programmable gate arrays
Hardware
Instruction sets
Object oriented modeling
Programming
ISBN:0179520545
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The range of distributed real-time and embedded (DRE) system applications has continued to expand at a vigorous rate. Designers of DRE systems are constantly challenged to provide new capabilities to meet expanding requirements and increased computational needs, while under pressure to provide constantly improving price/performance ratios and shorter times to market. Recently emerging hybrid chips containing both CPUs and FPGA components have the potential to enjoy significant economies of scale, while enabling system designers to include a significant amount of specialization within the FPGA component. However, realizing the promise of these new hybrid CPU/FPGA chips will require programming models supporting a far more integrated view of CPU and FPGA based application components than that provided by current methods. This paper describes methods we are developing for supporting a multithreaded programming model providing strongly integrated interface to CPU and FPGA based component threads.
ISBN:0179520545
DOI:10.1109/WORDS.2003.1267546