Reducing overheads in distributed shared memory systems

Shared memory machines have two major overheads: keeping caches coherent and managing the multiple threads of computation which enable tolerance of very long memory latencies. Thetis is a hybrid architecture providing both shared memory and efficient message passing; it will be built from 'comm...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings of the Thirtieth Hawaii International Conference on System Sciences Ročník 1; s. 244 - 252 vol.1
Hlavní autoři: Morris, J., Gregg, R.R., Herbert, D., McCoull, J.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 1997
Témata:
Access protocols
Coherence
Computer science
Costs
Delay
Field programmable gate arrays
Hardware
Memory management
Parallel programming
Yarn
ISBN:0818677430, 9780818677434
ISSN:1060-3425
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Shared memory machines have two major overheads: keeping caches coherent and managing the multiple threads of computation which enable tolerance of very long memory latencies. Thetis is a hybrid architecture providing both shared memory and efficient message passing; it will be built from 'commodity' components and consists of sites with a small number of computation processors and a separate, programmable, auxiliary processor. The auxiliary processor performs overhead tasks, e.g. maintenance of cache directories, management of memory and thread queues; placed on its own bus, it does not block or delay memory accesses from computation processors which are not waiting for it. We describe how the use of a threaded variant of C (which has a functional style) enables the run-time system to dynamically determine coherence needs-dramatically reducing the overhead of maintaining coherent caches in a shared memory machine.
ISBN:0818677430
9780818677434
ISSN:1060-3425
DOI:10.1109/HICSS.1997.667263