HLS Based Optimizations of an FPGA Hardware Design for Plenoptic Image Processing Algorithm

Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms consist of computation intensive instructions. The performance of general purpose processor based system is a bottleneck because of its seque...

Full description

Saved in:
Bibliographic Details
Published in:Conference proceedings : Midwest Symposium on Circuits and Systems pp. 690 - 693
Main Authors: Bhatti, Faraz, Greiner, Thomas
Format: Conference Proceeding
Language:English
Published: IEEE 01.08.2019
Subjects:
Cameras
Clocks
Hardware
Image processing
Optimization
Pipeline processing
Random access memory
ISSN:1558-3899
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms consist of computation intensive instructions. The performance of general purpose processor based system is a bottleneck because of its sequential nature. FPGA based hardware solution can be an alternative for such problems. Due to its architecture, FPGA can exploit spatial and temporal parallelization and hence the performance with respect to execution time and area can be improved. However, creating hardware with the help of a hardware description language (HDL), such as VHDL, is a complex and time taking process. High-level synthesis (HLS) tools can be employed to resolve this issue. This paper discusses the approach to optimize the HLS based hardware architecture for plenoptic 3D image processing algorithm. It is an iterative process that requires low-level knowledge of the hardware workflow. The results show that the performance is improved.
AbstractList Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms consist of computation intensive instructions. The performance of general purpose processor based system is a bottleneck because of its sequential nature. FPGA based hardware solution can be an alternative for such problems. Due to its architecture, FPGA can exploit spatial and temporal parallelization and hence the performance with respect to execution time and area can be improved. However, creating hardware with the help of a hardware description language (HDL), such as VHDL, is a complex and time taking process. High-level synthesis (HLS) tools can be employed to resolve this issue. This paper discusses the approach to optimize the HLS based hardware architecture for plenoptic 3D image processing algorithm. It is an iterative process that requires low-level knowledge of the hardware workflow. The results show that the performance is improved.
Author Greiner, Thomas
Bhatti, Faraz
Author_xml – sequence: 1
  givenname: Faraz
  surname: Bhatti
  fullname: Bhatti, Faraz
  organization: Pforzheim University Germany, Pforzheim, Germany
– sequence: 2
  givenname: Thomas
  surname: Greiner
  fullname: Greiner, Thomas
  organization: Pforzheim University Germany, Pforzheim, Germany
BookMark eNotkM1qAjEURtPSQtX6BG7yAmPzM5qb5dTWH7AoKHTRhVwmN9MUZyKJUNqnr1BX3-ocDl-f3XWxI8ZGUoylFPbp7X03q3ZjJaQdA8BEgbphQ2tAGgVSGQBxy3pyMoFCg7UPrJ_zlxBKG2l77GO53vFnzOT45nQObfjFc4hd5tFz7Ph8u6j4EpP7xkT8hXJoOu5j4tsjdfEC1HzVYkN8m2JNOYeu4dWxiSmcP9tHdu_xmGl43QHbz1_3s2Wx3ixWs2pdhBJ0YaGsUVicCuWN0f4SSqVzUgkvaqxBoS-FMTitpXZGS5o60KS99gLJk9MDNvrXBiI6nFJoMf0crlfoPx2sVOE
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/MWSCAS.2019.8885282
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9781728127880
1728127882
EISSN 1558-3899
EndPage 693
ExternalDocumentID 8885282
Genre orig-research
GroupedDBID 29B
29F
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
RNS
ID FETCH-LOGICAL-i483-984ca09a602f773f558e4dd120f0cac82af4077a6c13d731e6d83e3f3f0aefed3
IEDL.DBID RIE
IngestDate Wed Aug 27 02:33:43 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i483-984ca09a602f773f558e4dd120f0cac82af4077a6c13d731e6d83e3f3f0aefed3
PageCount 4
ParticipantIDs ieee_primary_8885282
PublicationCentury 2000
PublicationDate 2019-Aug.
PublicationDateYYYYMMDD 2019-08-01
PublicationDate_xml – month: 08
  year: 2019
  text: 2019-Aug.
PublicationDecade 2010
PublicationTitle Conference proceedings : Midwest Symposium on Circuits and Systems
PublicationTitleAbbrev MWSCAS
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0023719
Score 2.0738342
Snippet Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms...
SourceID ieee
SourceType Publisher
StartPage 690
SubjectTerms Cameras
Clocks
Hardware
Image processing
Optimization
Pipeline processing
Random access memory
Title HLS Based Optimizations of an FPGA Hardware Design for Plenoptic Image Processing Algorithm
URI https://ieeexplore.ieee.org/document/8885282
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEG6AeNCLDzC-04NHV7bb3W17RBQxQSSBKIkHUtqpkri7ZgX9-7bLipp48dY0aZtMH_Po980gdCoNJZIS7Rng1AutAvakMOARDnHI_WkERejivsf6fT4ei0EFna24MABQgM_g3DWLv3ydqYULlTWttxZZF6GKqozFS67WyrmijIgyqxDxRfP2YdhuDR10y52FYtiv-imF-uhs_m_hLdT45uHhwUrDbKMKpDto40cKwTp67PaG-MKqIo3v7O1PvmiVODNYprgzuG5h9zv_IXPAlwVcA1s7FTsMfGYHKHyT2CcFl4QBOyduvTxl-Wz-nDTQqHM1ane9smCCNwutpAUPlfSFjP3AMEZNFHEItSaBb3wlFQ-kse4bk7EiVDNKINacAjXU-BIMaLqLammWwh7CxEjNyNTaEtyE1sgSSksZSmZEZAI2jfdR3Ulp8rpMiTEpBXTwd_chWncbscTNHaHaPF_AMVpT7_PZW35S7OMn2nOf4g
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bT8IwFG4QTdQXL2i82wcfnaxrt3aPiCLEgSQQJfGBlPZUSWQzE_Tv242JmvjiW9OkbXJ6OZd-3zkInUlDiaREOwYEdZhVwI4MDThEQMCEO_IhD13cR7zTEYNB2C2h8wUXBgBy8BlcZM38L18napaFyqrWW_Oti7CEln3GPHfO1lq4V5STsMgrRNyw2n7o1Wu9DLyVnYZ84K8KKrkCaWz8b-lNtPPNxMPdhY7ZQiWIt9H6jySCFfTYjHr40iojje_s_Z98EStxYrCMcaN7U8PZ__yHTAFf5YANbC1VnKHgEztA4dbEPiq4oAzYOXHt5SlJx9PnyQ7qN6779aZTlExwxszKOhRMSTeUgesZzqnxfQFMa-K5xlVSCU8a68BxGShCNacEAi0oUEONK8GApruoHCcx7CFMjNScjKw1IQyzZlaotJRMchP6xuOjYB9VMikNX-dJMYaFgA7-7j5Fq81-OxpGrc7tIVrLNmWOojtC5Wk6g2O0ot6n47f0JN_TT1lOoyk
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Conference+proceedings+%3A+Midwest+Symposium+on+Circuits+and+Systems&rft.atitle=HLS+Based+Optimizations+of+an+FPGA+Hardware+Design+for+Plenoptic+Image+Processing+Algorithm&rft.au=Bhatti%2C+Faraz&rft.au=Greiner%2C+Thomas&rft.date=2019-08-01&rft.pub=IEEE&rft.eissn=1558-3899&rft.spage=690&rft.epage=693&rft_id=info:doi/10.1109%2FMWSCAS.2019.8885282&rft.externalDocID=8885282