HLS Based Optimizations of an FPGA Hardware Design for Plenoptic Image Processing Algorithm

Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms consist of computation intensive instructions. The performance of general purpose processor based system is a bottleneck because of its seque...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Conference proceedings : Midwest Symposium on Circuits and Systems s. 690 - 693
Hlavní autori: Bhatti, Faraz, Greiner, Thomas
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: IEEE 01.08.2019
Predmet:
Cameras
Clocks
Hardware
Image processing
Optimization
Pipeline processing
Random access memory
ISSN:1558-3899
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Optical 3D image processing algorithms are used in a wide range of applications, such as research, healthcare, industry automation. Generally, such algorithms consist of computation intensive instructions. The performance of general purpose processor based system is a bottleneck because of its sequential nature. FPGA based hardware solution can be an alternative for such problems. Due to its architecture, FPGA can exploit spatial and temporal parallelization and hence the performance with respect to execution time and area can be improved. However, creating hardware with the help of a hardware description language (HDL), such as VHDL, is a complex and time taking process. High-level synthesis (HLS) tools can be employed to resolve this issue. This paper discusses the approach to optimize the HLS based hardware architecture for plenoptic 3D image processing algorithm. It is an iterative process that requires low-level knowledge of the hardware workflow. The results show that the performance is improved.
ISSN:1558-3899
DOI:10.1109/MWSCAS.2019.8885282