Nested Pipeline Hardware Self-Organizing Map for High Dimensional Vectors

This paper proposes a hardware Self-Organizing Map (SOM) for high dimensional vectors. The proposed SOM is based on nested architecture with pipeline processing. Due to homogeneous modular structure, the nested architecture provides high expandability. The original nested SOM was designed to handle...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS) s. 1 - 4
Hlavný autor:	Hikawa, Hiroomi
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 23.11.2020
Predmet:	Clocks clustering Computer architecture Field programmable gate arrays FPGA Hardware MNIST Neurons Pipelines Self-organizing feature maps Self-organizing map VHDL
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Popis
Shrnutí:	This paper proposes a hardware Self-Organizing Map (SOM) for high dimensional vectors. The proposed SOM is based on nested architecture with pipeline processing. Due to homogeneous modular structure, the nested architecture provides high expandability. The original nested SOM was designed to handle low-dimensional vectors with fully parallel computation, and it yielded very high performance. In this paper, the architecture is extended to handle much higher dimensional vectors by using sequential computation, which requires multiple clocks to process a single vector. To increase the performance, the proposed architecture employs pipeline computation, in which search of winner neuron and weight vector update are carried out simultaneously. Operable clock frequency for the system was 60 MHz, and its throughput reached 15012 million connection updates per second (MCUPS).
DOI:	10.1109/ICECS49266.2020.9294973