Nested Pipeline Hardware Self-Organizing Map for High Dimensional Vectors

This paper proposes a hardware Self-Organizing Map (SOM) for high dimensional vectors. The proposed SOM is based on nested architecture with pipeline processing. Due to homogeneous modular structure, the nested architecture provides high expandability. The original nested SOM was designed to handle...

Full description

Bibliographic Details

Published in:	2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS) pp. 1 - 4
Main Author:	Hikawa, Hiroomi
Format:	Conference Proceeding
Language:	English
Published:	IEEE 23.11.2020
Subjects:	Clocks clustering Computer architecture Field programmable gate arrays FPGA Hardware MNIST Neurons Pipelines Self-organizing feature maps Self-organizing map VHDL
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!