Classification of Massively Parallel Computer Architectures

Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet sp...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2012 26th IEEE International Parallel and Distributed Processing Symposium Workshops s. 344 - 351
Hlavní autoři: Shami, M. A., Hemani, A.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.05.2012
Témata:
Architecture
CGRAs
Coarse Grain Reconfigurable Architectures
Computer architecture
Delta modulation
Dynamically Reprogrammable Resource Arrays
Field programmable gate arrays
IP networks
Parallel processing
Taxonomy
ISBN:1467309745, 9781467309745
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Faced with slowing performance and energy benefits of technology scaling, VLSI/Computer architectures have turned from parallel to massively parallel machines for personal and embedded applications in the form of multi and many core architectures. Additionally, in the pursuit of finding the sweet spot between engineering and computational efficiency, massively parallel Coarse Grain Reconfigurable Architectures(CRGAs) have been researched. While hese articles have been surveyed, they have not been rigorously classified to enable objective differentiation and comparison for performance, area and flexibility. In this paper, we extend the well known Skillicorn taxonomy to create new classes, present a scoring system to rate these classes on flexibility, and present equations for early estimation of area and configuration overheads. Furthermore, we use this extended classification scheme to classify and compare 25 different massively parallel architectures that covers most of the reported CGRAs and other well known multi and many core architectures.
ISBN:1467309745
9781467309745
DOI:10.1109/IPDPSW.2012.42