FPGA Based Implementation Scenarios of TEA Block Cipher

Transmission of sensitive data over some channel is a highly security constrained scenario and thus demands the application of some encryption algorithm. It is better to implement the algorithm in hardware as compared to software due to better computational speed and memory usage. Tiny Encryption Al...

Full description

Saved in:
Bibliographic Details
Published in:2015 13th International Conference on Frontiers of Information Technology (FIT) pp. 283 - 286
Main Authors: Hussain, Muhammad Awais, Badar, Rabiah
Format: Conference Proceeding
Language:English
Published: IEEE 01.12.2015
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Transmission of sensitive data over some channel is a highly security constrained scenario and thus demands the application of some encryption algorithm. It is better to implement the algorithm in hardware as compared to software due to better computational speed and memory usage. Tiny Encryption Algorithm known as TEA block cipher is a light-weight and efficient cryptographic algorithm, well suited for wireless communication systems. This paper presents the successful implementation of TEA on FPGA for different design approaches to analyze the performance and resource utilization against each design approach.
AbstractList Transmission of sensitive data over some channel is a highly security constrained scenario and thus demands the application of some encryption algorithm. It is better to implement the algorithm in hardware as compared to software due to better computational speed and memory usage. Tiny Encryption Algorithm known as TEA block cipher is a light-weight and efficient cryptographic algorithm, well suited for wireless communication systems. This paper presents the successful implementation of TEA on FPGA for different design approaches to analyze the performance and resource utilization against each design approach.
Author Hussain, Muhammad Awais
Badar, Rabiah
Author_xml – sequence: 1
  givenname: Muhammad Awais
  surname: Hussain
  fullname: Hussain, Muhammad Awais
  email: awais.hussain6@gmail.com
  organization: Dept. of Electr. Eng., Namal Coll., Mianwali, Pakistan
– sequence: 2
  givenname: Rabiah
  surname: Badar
  fullname: Badar, Rabiah
  email: rabiah.badar@comsats.edu.pk
  organization: Dept. of Electr. Eng., COMSATS Inst. of Inf. Technol., Islamabad, Pakistan
BookMark eNotjs1KxDAURiMoqGNXLt3kBVqTNLlJlmOZjoUBBbsfbtNbDPaPthvf3hFdfXA4HL57dj1OIzH2KEUmpfDPZVVnSkiTGbhiibdOarC5BwBxy5J1jY1QRlyA1nfMlu_HPX_BlVpeDXNPA40bbnEa-UegEZc4rXzqeH24WP0UvngR509aHthNh_1Kyf_uWF0e6uI1Pb0dq2J_SqMSbkuD9MrKFiU6aAF9EBpyhc5CR-TBgESyovn913VN8OhcJwkoR23AhHzHnv6ykYjO8xIHXL7PVisppM5_APkeQ-w
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FIT.2015.56
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781467396660
1467396656
1467396664
9781467396653
EndPage 286
ExternalDocumentID 7421014
Genre orig-research
GroupedDBID 6IE
6IL
ALMA_UNASSIGNED_HOLDINGS
CBEJK
RIB
RIC
RIE
RIL
ID FETCH-LOGICAL-i208t-c19271da1a86d6a9c04632a876fee96561ae70b6739ffbc9a88f1e6e3a4565c3
IEDL.DBID RIE
ISICitedReferencesCount 4
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000380378000046&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Dec 20 05:18:35 EST 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i208t-c19271da1a86d6a9c04632a876fee96561ae70b6739ffbc9a88f1e6e3a4565c3
PageCount 4
ParticipantIDs ieee_primary_7421014
PublicationCentury 2000
PublicationDate 20151201
PublicationDateYYYYMMDD 2015-12-01
PublicationDate_xml – month: 12
  year: 2015
  text: 20151201
  day: 01
PublicationDecade 2010
PublicationTitle 2015 13th International Conference on Frontiers of Information Technology (FIT)
PublicationTitleAbbrev FIT
PublicationYear 2015
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssib025039644
Score 1.6019965
Snippet Transmission of sensitive data over some channel is a highly security constrained scenario and thus demands the application of some encryption algorithm. It is...
SourceID ieee
SourceType Publisher
StartPage 283
SubjectTerms Algorithm design and analysis
Ciphers
Clocks
Encryption
Field programmable gate arrays
Fiestel
FPGA
Hardware
HDL
tiny encryption algorithm
Title FPGA Based Implementation Scenarios of TEA Block Cipher
URI https://ieeexplore.ieee.org/document/7421014
WOSCitedRecordID wos000380378000046&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwED21FQMToBbxLQ-MpI2TNI5HqBpgqSKRoVvlj4tUIRLUpvz-npNQGFjYIiuS5Q_53dn33gO4d5prsQy0J7jWlKAY7ilRTD3aOpEwoY8KW7MJsVgky6XMevBw4MIgYlN8hmP32bzl28rs3FXZhNI4Zy3bh74QccvV-t47hOShJGzvKHjcl5P0NXelW9OxM6f-ZZ3SIEd68r8-T2H0Q8Fj2QFczqCH5RBEmj0_sicCHssaWd-PjjlUsjeDJaW91ZZVBcvn9Beh1DubrZ1swAjydJ7PXrzO-cBbB35Se4biLsGt4iqJbaykcbpegaKTq0CUFIJxhcLXsQhlUWgjVZIUHGMMlQvQTHgOg7Iq8QKYdeIvGAQmsSKKtNUE6ZREWGsjF_qISxi6Ma8-W22LVTfcq7-br-HYzWhbznEDg3qzw1s4Ml_1eru5axZkD6fjivA
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwED2VggQToBbxjQdG0sZJGscjVA2tKFUlMnSrHPsiVagJ6ge_n3MSCgMLW2RFsvwhvzv73nsA91ZzLZRe6gieppSgaO4okfUc2jqB0L6LCiuzCTGZRLOZnDbgYceFQcSy-Aw79rN8yzeF3tqrsi6lcdZadg_2e0HguRVb63v3EJb7ktC9JuFxV3bjUWKLt3oda0_9yzylxI74-H-9nkD7h4THpjt4OYUG5i0Q8fT5kT0R9BhWCvsua-5Qzt405pT4FmtWZCwZ0F-EU--sv7DCAW1I4kHSHzq194Gz8Nxo42iKvAQ3iqsoNKGS2ip7eYrOrgxRUhDGFQo3DYUvsyzVUkVRxjFEX9kQTftn0MyLHM-BGSv_gp6nIyOCIDUpgTqlEcaYwAY_4gJadszzj0rdYl4P9_Lv5js4HCav4_l4NHm5giM7u1VxxzU0N6st3sCB_tws1qvbcnG-ABaejjc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2015+13th+International+Conference+on+Frontiers+of+Information+Technology+%28FIT%29&rft.atitle=FPGA+Based+Implementation+Scenarios+of+TEA+Block+Cipher&rft.au=Hussain%2C+Muhammad+Awais&rft.au=Badar%2C+Rabiah&rft.date=2015-12-01&rft.pub=IEEE&rft.spage=283&rft.epage=286&rft_id=info:doi/10.1109%2FFIT.2015.56&rft.externalDocID=7421014