Low error-floor majority-logic decoding based algorithm for non-binary LDPC codes

The traditional majority-logic decoding (MLgD) based algorithms suffer error-floors for decoding non-binary LDPC codes with small column weights. This paper presents a bit-reliability based MLgD (BRB-MLgD) algorithm with low error-floors for non-binary LDPC codes. The proposed algorithm is carried o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2015 IEEE International Conference on Communications (ICC) S. 4072 - 4076
Hauptverfasser: Liyuan Song, Mu Zhang, Qin Huang, Zulin Wang
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.06.2015
Schlagworte:
bit-reliability
Computational complexity
Decoding
error-floor
Iterative decoding
majority-logic decoding
Memory management
Nickel
Non-binary LDPC codes
Reliability
ISSN:1550-3607
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The traditional majority-logic decoding (MLgD) based algorithms suffer error-floors for decoding non-binary LDPC codes with small column weights. This paper presents a bit-reliability based MLgD (BRB-MLgD) algorithm with low error-floors for non-binary LDPC codes. The proposed algorithm is carried out based on the binary representations of non-binary symbols. The reliability update along each edge of the Tanner graph of a non-binary LDPC code is in terms of bits rather than symbols. Thus, its computational complexity and memory consumption are less than those of the existing MLgD based algorithms. Simulation results indicate that the proposed algorithm can significantly reduce error-floors with small performance degradation in the waterfall region.
ISSN:1550-3607
DOI:10.1109/ICC.2015.7248961