Low complex Hardware Architecture Design Methodology for Cubic Spline Interpolation Technique for Assistive Technologies

The Hardware implementation of the Empirical mode decomposition algorithm has attracted attention in recent years due to its data-driven nature, adaptability, and ability to process non-stationary and non-linear signal analysis. Due to its high computation requirements for the sifting process, it is...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	2022 20th IEEE Interregional NEWCAS Conference (NEWCAS) s. 70 - 74
Hlavní autori:	Cheduluri, Ganesh, Bhardwaj, Swati, Naik, Ganesh R, Hansigida, Vidhumouli, Nali, Appa Rao, Acharyya, Amit
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 19.06.2022
Predmet:	Classification algorithms Co-ordinate Rotation Digital Computer(CORDIC) Complexity theory Computer architecture Cubic Spline Interpolation Empirical Mode Decomposition Hardware Interpolation Intrinsic Mode Function Resource management Surface EMG signal Tridiagonal Matrix Algorithm Very large scale integration
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Popis
Shrnutí:	The Hardware implementation of the Empirical mode decomposition algorithm has attracted attention in recent years due to its data-driven nature, adaptability, and ability to process non-stationary and non-linear signal analysis. Due to its high computation requirements for the sifting process, it is difficult to achieve low hardware complexity. The proposed design introduces an efficient VLSI architecture for the Cubic spline interpolation technique based on the Co-Ordinate Rotation Digital Computer(CORDIC) for generating envelops in the EMD algorithm. The design was implemented on Xilinx ZynqU ltraScale+ZCU 102 Evaluation Board and synthesized using Vivado 2018.1 Design Suite with the fixed-point data format and generated envelops using the sifting procedure.
DOI:	10.1109/NEWCAS52662.2022.9842110