FPGA Hardware Design for Plenoptic 3D Image Processing Algorithm Targeting a Mobile Application

Over the past years, widespread use of applications based on 3D image processing has increased rapidly. It is being employed in various fields, such as research, medicine and automation. Plenoptic camera system is used to capture light-field that can be exploited to estimate the 3D depth of the scen...

Full description

Saved in:
Bibliographic Details
Published in:Proceedings of the ... IEEE International Conference on Acoustics, Speech and Signal Processing (1998) pp. 7863 - 7867
Main Authors: Bhatti, Faraz, Greiner, Thomas
Format: Conference Proceeding
Language:English
Published: IEEE 06.06.2021
Subjects:
3D image processing
Cameras
Estimation
FPGA hardware and optimizations
Graphics processing units
Hardware
Image processing
light-field camera
Plenoptic camera
Signal processing algorithms
Three-dimensional displays
ISSN:2379-190X
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Over the past years, widespread use of applications based on 3D image processing has increased rapidly. It is being employed in various fields, such as research, medicine and automation. Plenoptic camera system is used to capture light-field that can be exploited to estimate the 3D depth of the scene. The respective algorithms consist of a large number of computation-intensive instructions. It eventually leads to the problem of large execution time of the algorithm. Moreover, they require substantial amount of memory cells for the storage of intermediate and final results. Desktop GPU based solutions are power intensive and therefore cannot be used in the mobile applications with low energy requirements. The idea presented in this paper is to use the FPGA based hardware design to improve the performance of a 3D depth estimation algorithm by utilizing the advantage of concurrent execution. The algorithm is implemented, evaluated and the results show that FPGA design reduces the respective execution time significantly.
AbstractList Over the past years, widespread use of applications based on 3D image processing has increased rapidly. It is being employed in various fields, such as research, medicine and automation. Plenoptic camera system is used to capture light-field that can be exploited to estimate the 3D depth of the scene. The respective algorithms consist of a large number of computation-intensive instructions. It eventually leads to the problem of large execution time of the algorithm. Moreover, they require substantial amount of memory cells for the storage of intermediate and final results. Desktop GPU based solutions are power intensive and therefore cannot be used in the mobile applications with low energy requirements. The idea presented in this paper is to use the FPGA based hardware design to improve the performance of a 3D depth estimation algorithm by utilizing the advantage of concurrent execution. The algorithm is implemented, evaluated and the results show that FPGA design reduces the respective execution time significantly.
Author Greiner, Thomas
Bhatti, Faraz
Author_xml – sequence: 1
  givenname: Faraz
  surname: Bhatti
  fullname: Bhatti, Faraz
  organization: Pforzheim University,Pforzheim,Germany
– sequence: 2
  givenname: Thomas
  surname: Greiner
  fullname: Greiner, Thomas
  organization: Pforzheim University,Pforzheim,Germany
BookMark eNotkF1LwzAYhaMouM39Am_yBzrfJG3TXJbNfcDEwiZ4N9L0TY20TUkL4r-34q4O57l4OJw5uet8h4RQBivGQD0f1vnpVAglebbiwNlKxSxOFdyQpZIZmzCTKSTJLZlxIVXEFHw8kPkwfAFAJuNsRi7bYpfTvQ7Vtw5INzi4uqPWB1o02Pl-dIaKDT20ukZaBG9wGFxX07ypfXDjZ0vPOtQ4_jFNX33pGqR53zfO6NH57pHcW90MuLzmgrxvX87rfXR8203zj5HjIMbIakyVUVLwEtNUJQgZMh5nokJjrJUCRGIw0VbYuLQxKCFtxdGwqpRlOtUFefr3OkS89MG1Ovxcrn-IX3AbWAY
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ICASSP39728.2021.9414690
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library (IEL) (UW System Shared)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9781728176055
1728176050
EISSN 2379-190X
EndPage 7867
ExternalDocumentID 9414690
Genre orig-research
GroupedDBID 23M
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
RNS
ID FETCH-LOGICAL-i203t-fae69c9732be6695e08e12483deccff73035ce5af3f4bf40937fd2ec1db7b6093
IEDL.DBID RIE
ISICitedReferencesCount 2
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000704288408029&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:24:59 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i203t-fae69c9732be6695e08e12483deccff73035ce5af3f4bf40937fd2ec1db7b6093
PageCount 5
ParticipantIDs ieee_primary_9414690
PublicationCentury 2000
PublicationDate 2021-June-6
PublicationDateYYYYMMDD 2021-06-06
PublicationDate_xml – month: 06
  year: 2021
  text: 2021-June-6
  day: 06
PublicationDecade 2020
PublicationTitle Proceedings of the ... IEEE International Conference on Acoustics, Speech and Signal Processing (1998)
PublicationTitleAbbrev ICASSP
PublicationYear 2021
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0008748
Score 2.1821067
Snippet Over the past years, widespread use of applications based on 3D image processing has increased rapidly. It is being employed in various fields, such as...
SourceID ieee
SourceType Publisher
StartPage 7863
SubjectTerms 3D image processing
Cameras
Estimation
FPGA hardware and optimizations
Graphics processing units
Hardware
Image processing
light-field camera
Plenoptic camera
Signal processing algorithms
Three-dimensional displays
Title FPGA Hardware Design for Plenoptic 3D Image Processing Algorithm Targeting a Mobile Application
URI https://ieeexplore.ieee.org/document/9414690
WOSCitedRecordID wos000704288408029&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwFG6AeNCLP8D4Oz14dNBtpV2PC4iSKFkCJtzI2r0qiTAzh_77tmWCJl68bU26Je-l39vb-773ELqmEHADAb6nrGyZSuV7UcaoJzkBBpJmUrupJQ98NIqmU5HU0M1GCwMAjnwGbXvpavlZrlb2V1lHUN9mc3VU55yttVob1I04jb6ZOkR0hr14PE5MsA0sfyvw29XeX0NUXAwZ7P_v7QeotRXj4WQTZg5RDZZHaO9HH8Emmg2SuxjbIvxnWgDuO1YGNp-j2FLdc4MKCod9PFwY8MCVNMBsxPHrc17My5cFnjhCuF1L8WMuDVTgeFvabqGnwe2kd-9VkxO8eUDC0tMpMKFsIx4JjIkukAhMII_CzHhMa3Oqw66CbqpDTaU2KV7IdRaA8jPJJTO3x6ixzJdwgjAxFhSBTImSlJrHidRkLBkRKRDwlc5OUdOaava2bo4xq6x09vfyOdq13nBcK3aBGmWxgku0oz7K-Xtx5Tz6BVtxoyo
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3fT8IwEG4QTdQXf6Dxt33w0UG3lW19XECECGQJmPBG1vaqJMLMHPrv29YJmvji29akW3KXfrfbfd8dQjcUvFBDgOsII1umXLhOJAPq8JBAAJxKruzUkn44HEaTCUsq6HalhQEASz6Durm0tXyZiaX5VdZg1DXZ3AbaNJOzSrXWCnejkEbfXB3CGr1WPBolOtx6hsHlufVy968xKjaKdPb-9_59dLSW4-FkFWgOUAUWh2j3RyfBGpp2kvsYmzL8R5oDblteBtYfpNiQ3TONCwL7bdyba_jApThAb8Txy1OWz4rnOR5bSrhZS_Eg4xoscLwubh-hx87duNV1ytkJzswjfuGoFAImTCseDkHAmkAi0KE88qX2mVL6XPtNAc1U-YpypZM8P1TSA-FKHvJA3x6j6iJbwAnCRFuQeTwlglOqH8dSnbNIwlIg4AolT1HNmGr6-tUeY1pa6ezv5Wu03R0P-tN-b_hwjnaMZyzzKrhA1SJfwiXaEu_F7C2_st79BAmvpnM
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+...+IEEE+International+Conference+on+Acoustics%2C+Speech+and+Signal+Processing+%281998%29&rft.atitle=FPGA+Hardware+Design+for+Plenoptic+3D+Image+Processing+Algorithm+Targeting+a+Mobile+Application&rft.au=Bhatti%2C+Faraz&rft.au=Greiner%2C+Thomas&rft.date=2021-06-06&rft.pub=IEEE&rft.eissn=2379-190X&rft.spage=7863&rft.epage=7867&rft_id=info:doi/10.1109%2FICASSP39728.2021.9414690&rft.externalDocID=9414690