Asynchronous Signalling Processes

A model of processes that interact via asynchronous wires carrying Boolean signals is presented. In this model, modules, called processes, can be made arbitrarily complex, can maintain local memory and can have an arbitrary number of inputs and outputs. A variety of circuit models can be represented...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings / International Symposium on Asynchronous Circuit and Systems S. 68 - 75
Hauptverfasser: Manohar, Rajit, Moses, Yoram
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.05.2019
Schlagworte:
Asynchronous circuits
Computational modeling
delay insensitive circuits
Delays
Input variables
Integrated circuit modeling
Logic gates
Wires
ISSN:2643-1483
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A model of processes that interact via asynchronous wires carrying Boolean signals is presented. In this model, modules, called processes, can be made arbitrarily complex, can maintain local memory and can have an arbitrary number of inputs and outputs. A variety of circuit models can be represented by networks of signalling processes. It is shown that in a network of signalling processes consisting solely of single-ouput processes and forks, every module is an eventual C element. Consequently, the computational power of such a network is severely limited. This establishes that the celebrated C-element property of DI circuits follows solely from the fact that single output modules communicate over stable asynchronous wires. Conversely, it is shown that any Boolean function can be implemented using four input/two-output processes where every process is either one gate (single output) or a pair of gates (two output).
ISSN:2643-1483
DOI:10.1109/ASYNC.2019.00018