A Novel and Efficient SPI enabled RSA Crypto Accelerator for Real-Time applications

This paper presents the design, development and implementation of a novel and efficient Serial Peripheral Interface (SPI)-enabled Rivest-Shamir-Adleman (RSA) Encryption/Decryption Crypto Accelerator tailored for real-time applications. The RSA Crypto Accelerator was developed using the Semiconductor...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	International Symposium on VLSI Design and Test S. 1 - 6
Hauptverfasser:	Kolagatla, Venkata Reddy, Raveendran, Aneesh, Desalphine, Vivian
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 01.09.2024
Schlagworte:	ASIC Implementations Clocks Crypto Accelerators Cryptography Foundries Life estimation Power demand Public Key Cryptography Real-time systems RSA Crypto System SPI Protocol SPICE Synchronization Very large scale integration
ISSN:	2768-0800
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!