A Novel and Efficient SPI enabled RSA Crypto Accelerator for Real-Time applications

This paper presents the design, development and implementation of a novel and efficient Serial Peripheral Interface (SPI)-enabled Rivest-Shamir-Adleman (RSA) Encryption/Decryption Crypto Accelerator tailored for real-time applications. The RSA Crypto Accelerator was developed using the Semiconductor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International Symposium on VLSI Design and Test S. 1 - 6
Hauptverfasser: Kolagatla, Venkata Reddy, Raveendran, Aneesh, Desalphine, Vivian
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.09.2024
Schlagworte:
ASIC Implementations
Clocks
Crypto Accelerators
Cryptography
Foundries
Life estimation
Power demand
Public Key Cryptography
Real-time systems
RSA Crypto System
SPI Protocol
SPICE
Synchronization
Very large scale integration
ISSN:2768-0800
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:This paper presents the design, development and implementation of a novel and efficient Serial Peripheral Interface (SPI)-enabled Rivest-Shamir-Adleman (RSA) Encryption/Decryption Crypto Accelerator tailored for real-time applications. The RSA Crypto Accelerator was developed using the Semiconductor Laboratory (SCL) 180nm foundry Process Design Kit (PDK). This employs Cadence Genus and Innovus Electronic Design Automation (EDA) tools for synthesis and physical design, Siemens-EDA Calibre tools for physical verification, and Cadence Virtuoso with Spectre EDA tools for SPICE simulations and functional validation across corners. Key features include a total standard cell count of 1.15 million cells, operating at 1.8V for both the RSA Crypto core and Input/Output (IO) pads, with a power consumption of 1.43 W. The RSA core achieves an operational frequency of 100 MHz, synchronized with a 25 MHz SPI clock, ensuring efficient cryptographic performance. These features make the SPI-enabled RSA chip well-suited for real-time applications.
ISSN:2768-0800
DOI:10.1109/VDAT63601.2024.10705738