Combined Split Manufacturing and Logic Obfuscation Based on Emerging Technologies at High Level for Secure 3D IC Design
Split Manufacturing (SM) and Logic Obfuscation (LO) are potent design-for-trust solutions to mitigate hardware security threats when fabricating Integrated Circuits (ICs) at untrusted foundries. However, many such defense methods are subject to attacks such as Network Flow Attack and Boolean Satisfi...
Gespeichert in:
| Veröffentlicht in: | Conference proceedings : Midwest Symposium on Circuits and Systems S. 1403 - 1407 |
|---|---|
| Hauptverfasser: | , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
IEEE
11.08.2024
|
| Schlagworte: | |
| ISSN: | 1558-3899 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | Split Manufacturing (SM) and Logic Obfuscation (LO) are potent design-for-trust solutions to mitigate hardware security threats when fabricating Integrated Circuits (ICs) at untrusted foundries. However, many such defense methods are subject to attacks such as Network Flow Attack and Boolean Satisfiability Attack, that have attempted to reconstruct the missing BEOL (Back End Of Line) signals and decrypt the design. Hence, it is crucial to select BEOL signals carefully. Although several defense strategies have been proposed to protect the design against the attacks, many have been implemented at lower abstraction levels that incur expensive re-synthesis cycles. In this paper, we combine SM and LO for enhanced security of 3D ICs by proposing a BEOL signal selection method at high level based on assigning edge-weights to prioritize Data Flow Graph edges, that also identify locations for Polymorphic Switch Boxes (PSBs) for LO. A PSB has more key-bit combinations compared to a CMOS SB for an attacker to correctly unlock it. Our method decreases attack correctness with increase in the percentage of edges lifted and has minimal impact on design performance in terms of area and wirelength. |
|---|---|
| AbstractList | Split Manufacturing (SM) and Logic Obfuscation (LO) are potent design-for-trust solutions to mitigate hardware security threats when fabricating Integrated Circuits (ICs) at untrusted foundries. However, many such defense methods are subject to attacks such as Network Flow Attack and Boolean Satisfiability Attack, that have attempted to reconstruct the missing BEOL (Back End Of Line) signals and decrypt the design. Hence, it is crucial to select BEOL signals carefully. Although several defense strategies have been proposed to protect the design against the attacks, many have been implemented at lower abstraction levels that incur expensive re-synthesis cycles. In this paper, we combine SM and LO for enhanced security of 3D ICs by proposing a BEOL signal selection method at high level based on assigning edge-weights to prioritize Data Flow Graph edges, that also identify locations for Polymorphic Switch Boxes (PSBs) for LO. A PSB has more key-bit combinations compared to a CMOS SB for an attacker to correctly unlock it. Our method decreases attack correctness with increase in the percentage of edges lifted and has minimal impact on design performance in terms of area and wirelength. |
| Author | Vemuri, Ranga Chakraborty, Haimanti |
| Author_xml | – sequence: 1 givenname: Haimanti surname: Chakraborty fullname: Chakraborty, Haimanti email: chakrahi@mail.uc.edu organization: University of Cincinnati Cincinnati,Digital Design Environments Laboratory,Electrical and Computer Engineering Department,Ohio,USA – sequence: 2 givenname: Ranga surname: Vemuri fullname: Vemuri, Ranga email: ranga.vemuri@uc.edu organization: University of Cincinnati Cincinnati,Digital Design Environments Laboratory,Electrical and Computer Engineering Department,Ohio,USA |
| BookMark | eNo10E1OwzAQBWCDQKKU3oCFOUCKHcd_y5IWWilVFyliWTnJODVKnSpOQNyeIGA1b_HpSW9u0ZVvPSD0QMmcUqIft295usgF0VTOYxInc0oEV5roCzTTUivGCVOSSn2JJpRzFTGl9Q26DeGdkJhJqifoM21PhfNQ4fzcuB5vjR-sKfuhc77Gxlc4a2tX4l1hh1Ca3rUeP5kw-jGsTtDVP24P5dG3zSghYNPjtauPOIMPaLBtO5xDOXSA2RJvUryE4Gp_h66taQLM_u4UvT6v9uk6ynYvm3SRRY5K0UexFTQm1IpCJdJUojKWS8sBdFlJZgoGjOmEa2HESMd9iYoJK0EQWxnNCzZF97-9DgAO586dTPd1-H8U-wblu2Ak |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/MWSCAS60917.2024.10658909 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 9798350387179 |
| EISSN | 1558-3899 |
| EndPage | 1407 |
| ExternalDocumentID | 10658909 |
| Genre | orig-research |
| GroupedDBID | 29B 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ABLEC ACGFS ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI M43 OCL RIE RIL RIO RNS |
| ID | FETCH-LOGICAL-i176t-2f61201f6b847ad6daf57f5ee9cd73ab3e3394596a62f638948203ce60fda95b3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 0 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001323549600287&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:00:28 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i176t-2f61201f6b847ad6daf57f5ee9cd73ab3e3394596a62f638948203ce60fda95b3 |
| PageCount | 5 |
| ParticipantIDs | ieee_primary_10658909 |
| PublicationCentury | 2000 |
| PublicationDate | 2024-Aug.-11 |
| PublicationDateYYYYMMDD | 2024-08-11 |
| PublicationDate_xml | – month: 08 year: 2024 text: 2024-Aug.-11 day: 11 |
| PublicationDecade | 2020 |
| PublicationTitle | Conference proceedings : Midwest Symposium on Circuits and Systems |
| PublicationTitleAbbrev | MWSCAS |
| PublicationYear | 2024 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0023719 |
| Score | 2.264312 |
| Snippet | Split Manufacturing (SM) and Logic Obfuscation (LO) are potent design-for-trust solutions to mitigate hardware security threats when fabricating Integrated... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1403 |
| SubjectTerms | 3D Integrated Circuits Circuits and systems Emerging Technologies (Polymorphic Switch Boxes) Foundries Hardware security Hardware Security at High Level Logic Logic Obfuscation Manufacturing Split Manufacturing Switches Three-dimensional displays |
| Title | Combined Split Manufacturing and Logic Obfuscation Based on Emerging Technologies at High Level for Secure 3D IC Design |
| URI | https://ieeexplore.ieee.org/document/10658909 |
| WOSCitedRecordID | wos001323549600287&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NSwMxEA1aRPTiV8VvRvC6tdlsks1RW4tCWwtV7K1kNwn0spV2V_--k_RDPXjwFpZdFhKS9-Zl3gwhNwo5veFaRxjpZFGS5ngO5nES-Tsfl1utFQ1G4a7s99PRSA2WZvXghbHWhuQz2_DDcJdvpnnlpTLc4YiXytv1NqUUC7PWOrpikqptcr0sonnbexu27oYC4VBiFBgnjdXHv9qoBBTp7P3z__uk_u3Hg8EaaQ7Ihi0Oye6PUoJH5BM3Nga51sAQaWUJPV1U3rQQXIigCwO-q3IOz5mr5guZDu4RwQzgwCtTvlkRrIV2jJ9Bl-CzQKDr84oAyS0Ecd4Ca8NTC9oh96NOXjsPL63HaNlUIZpQKcoodshpmtSJDHFJG2G049Jxa1VuJNMZs4yphCuhBb6KdCZBjsByK5rOaMUzdkxqxbSwJwRSzbWglLmU6iR2XCceDy23aZzFqZOnpO7ncPy-qJsxXk3f2R_Pz8mOXymv2FJ6QWrlrLKXZCv_KCfz2VVY7S_BbKsB |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3JTsMwELVQQSwXtiJ2BolrSh1n8xFaqlakpVKL6K1yvEi9pKhN4PcZuwtw4MDNihIpsmW_N8_zZgi548jpVSiEh5FO5gWJxHNQ-oFn73yM1EJw6ozCadzrJaMR7y_N6s4Lo7V2yWe6ZofuLl9NZWmlMtzhiJfc2vU2beuspV1rHV-xmPJtcrsso3nffRs0HgYRAmKMcaAf1Faf_2qk4nCktf_PPzgg1W9HHvTXWHNINnR-RPZ-FBM8Jp-4tTHM1QoGSCwL6Iq8tLYF50MEkSuwfZUlvGSmnC-EOnhEDFOAA6tN2XZFsJbaMYIGUYDNA4HUZhYB0ltw8rwG1oROA5ou-6NKXltPw0bbW7ZV8CY0jgrPN8hq6tREGSKTUJESJoxNqDWXKmYiY5oxHoQ8EhG-ioQmQJbApI7qRgkeZuyEVPJprk8JJCIUEaXMJFQEvglFYBFRhzrxMz8x8Rmp2jkcvy8qZ4xX03f-x_MbstMedtNx2uk9X5Bdu2pWv6X0klSKWamvyJb8KCbz2bVb-S_X-q5K |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Conference+proceedings+%3A+Midwest+Symposium+on+Circuits+and+Systems&rft.atitle=Combined+Split+Manufacturing+and+Logic+Obfuscation+Based+on+Emerging+Technologies+at+High+Level+for+Secure+3D+IC+Design&rft.au=Chakraborty%2C+Haimanti&rft.au=Vemuri%2C+Ranga&rft.date=2024-08-11&rft.pub=IEEE&rft.eissn=1558-3899&rft.spage=1403&rft.epage=1407&rft_id=info:doi/10.1109%2FMWSCAS60917.2024.10658909&rft.externalDocID=10658909 |