FPGA Implementation of the Bilinear Interpolation Algorithm for Image Demosaicking

Current image sensors offer a raw output that incorporates a bayer color filter pattern, and additional processing is required to obtain a full color image. This paper presents a bilinear interpolation algorithm to demosaick images with bayer color pattern; the algorithm is implemented in a single f...

Full description

Saved in:
Bibliographic Details
Published in:2009 International Conference on Electrical, Communications, and Computers pp. 25 - 28
Main Authors: Fuentes, Ivan Olaf Hernandez, Bravo-Zanoguera, Miguel Enrique, Yanez, Guillermo Galaviz
Format: Conference Proceeding
Language:English
Published: IEEE 01.02.2009
Subjects:
Application software
Bilinear Interpolation
Communication system control
Field programmable gate arrays
FPGA
Interpolation
Organizing
Pipelined processing
Power electronics
Power engineering and energy
Process control
Robots
Signal processing
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Current image sensors offer a raw output that incorporates a bayer color filter pattern, and additional processing is required to obtain a full color image. This paper presents a bilinear interpolation algorithm to demosaick images with bayer color pattern; the algorithm is implemented in a single field programmable gate array (FPGA) device using a pipelined architecture. A comparison between images obtained with the FGPA-based interpolation and a software-based interpolation using Matlab demosaicking function is presented. The proposed FPGA demosaick algorithm achieves reasonable image quality, and it is an economic alternative for smart camera devices.
DOI:10.1109/CONIELECOMP.2009.47