FPGA Implementation of the Bilinear Interpolation Algorithm for Image Demosaicking

Current image sensors offer a raw output that incorporates a bayer color filter pattern, and additional processing is required to obtain a full color image. This paper presents a bilinear interpolation algorithm to demosaick images with bayer color pattern; the algorithm is implemented in a single f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2009 International Conference on Electrical, Communications, and Computers S. 25 - 28
Hauptverfasser: Fuentes, Ivan Olaf Hernandez, Bravo-Zanoguera, Miguel Enrique, Yanez, Guillermo Galaviz
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.02.2009
Schlagworte:
Application software
Bilinear Interpolation
Communication system control
Field programmable gate arrays
FPGA
Interpolation
Organizing
Pipelined processing
Power electronics
Power engineering and energy
Process control
Robots
Signal processing
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Current image sensors offer a raw output that incorporates a bayer color filter pattern, and additional processing is required to obtain a full color image. This paper presents a bilinear interpolation algorithm to demosaick images with bayer color pattern; the algorithm is implemented in a single field programmable gate array (FPGA) device using a pipelined architecture. A comparison between images obtained with the FGPA-based interpolation and a software-based interpolation using Matlab demosaicking function is presented. The proposed FPGA demosaick algorithm achieves reasonable image quality, and it is an economic alternative for smart camera devices.
DOI:10.1109/CONIELECOMP.2009.47