A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation

Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics softwar...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2018 25th Asia-Pacific Software Engineering Conference (APSEC) s. 119 - 128
Hlavní autoři: Jiang, Qingyu, Liu, Jing, Hu, Haodong
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.12.2018
Témata:
ISSN:2640-0715
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics software by iteratively composing thread-modular abstract interpreters. These constraint are based on data-flow graphs and used to rule out patterns of thread interference that can not occur in a real program execution. Our new method has the advantage of being more accurate than existing, flow-insensitive, static avionics analyzers while remaining scalable and providing the expected soundness and termination guarantees. We implemented our method and evaluated it on an industrial setting, hinting at the maturity of our approach.
AbstractList Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics software by iteratively composing thread-modular abstract interpreters. These constraint are based on data-flow graphs and used to rule out patterns of thread interference that can not occur in a real program execution. Our new method has the advantage of being more accurate than existing, flow-insensitive, static avionics analyzers while remaining scalable and providing the expected soundness and termination guarantees. We implemented our method and evaluated it on an industrial setting, hinting at the maturity of our approach.
Author Liu, Jing
Hu, Haodong
Jiang, Qingyu
Author_xml – sequence: 1
  givenname: Qingyu
  surname: Jiang
  fullname: Jiang, Qingyu
– sequence: 2
  givenname: Jing
  surname: Liu
  fullname: Liu, Jing
– sequence: 3
  givenname: Haodong
  surname: Hu
  fullname: Hu, Haodong
BookMark eNotjFFLwzAURqMouE7fBV_yBzpz2yVpH2uZOpgobPo6kvReFplNSTNk_96hPn0P55wvYxd96JGxWxAzAFHfN2_rRTsrBFQzIUShzlgGuqgAai30OZsUai5yoUFesWwcP0-KmAs5Ybbhm11E0_GX0B32Jvp05M0wxGDcjlOI_AOjJ-9M8qHnbejdIUbsE18HSt8mIn8wI3b8BBs7pmhc4ss-YRwipt_oml2S2Y94879T9v642LTP-er1adk2q9yDlik3FRnrtOqUdlJpstoZBc4RlqVDZYCo7mqQRFq6UgiJioCk7ZDQItlyyu7-fj0ibofov0w8bisNtZzX5Q_TOll4
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/APSEC.2018.00026
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 1728119707
9781728119700
EISSN 2640-0715
EndPage 128
ExternalDocumentID 8719549
Genre orig-research
GroupedDBID 29O
6IE
6IF
6IK
6IL
6IN
AAJGR
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IPLJI
M43
OCL
RIE
RIL
RNS
ID FETCH-LOGICAL-i175t-a8fabc76d67c567fb7ca61ccfe33ce6a1ff9d915ff75c3005e6f1f5bdefebefb3
IEDL.DBID RIE
ISICitedReferencesCount 0
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000474770300013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:46:13 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-a8fabc76d67c567fb7ca61ccfe33ce6a1ff9d915ff75c3005e6f1f5bdefebefb3
PageCount 10
ParticipantIDs ieee_primary_8719549
PublicationCentury 2000
PublicationDate 2018-Dec.
PublicationDateYYYYMMDD 2018-12-01
PublicationDate_xml – month: 12
  year: 2018
  text: 2018-Dec.
PublicationDecade 2010
PublicationTitle 2018 25th Asia-Pacific Software Engineering Conference (APSEC)
PublicationTitleAbbrev APSEC
PublicationYear 2018
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020405
ssj0002683558
Score 2.0482533
Snippet Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for...
SourceID ieee
SourceType Publisher
StartPage 119
SubjectTerms Abstract interpretation
Aerospace electronics
Concurrency
Concurrent computing
Data flow graphs
Instruction sets
Interference
Programming
Static analysis
Thread invariants
Thread-modular
Transfer functions
Title A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation
URI https://ieeexplore.ieee.org/document/8719549
WOSCitedRecordID wos000474770300013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8JAEN0A8eAJFYzf2YNHK223u9seK4F4UEICEm5kvybhAgaL_n1n24KYePHWtEnTzMx2XmbevCHkntk4sSFPAy5ABkmSsUCljAWZNBkDjCpdst1nL3I0SufzbNwgD_tZGOdcST5zj_6y7OXbtdn6UlkPwb3vSjVJU0pRzWrt6ymxSA-VwmMMTr5rS4ZZLx9PBn3P5PLUyVJK4WCZSplLhu3_fcUJ6f4M5dHxPt2ckoZbnZH2bisDrQ9ph-icTtFBytLXtfUkU8TZNK-lwyliVDrDqIO6Vkfx7abSaKIT_CV_qY2jT5jaLMWHufaVEFPQ39zELnkbDqb956DepBAsER4UaH5Q2khhhTRcSNDSKBEZA44x44SKADKbRRxAcuMF7J2ACLi2DtDJoNk5aa3WK3dBKMKJVLoolSq0CY-N1rEAlYjIRTINrbgkHW-yxXsllrGorXX19-1rcux9UvFDbkir2GzdLTkyn8XyY3NXevgbnuqo1g
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8JAEJ0gmugJFYzf7sGjlbbb3W2PlUAwAiEBCTeynwkXIFj077vbFsTEi7dmmzSbndnOy8ybNwCPWIWR8knsEWqYF0UJ9niMsZcwmWBjvUrkbPdJjw0G8XSaDCvwtOuF0Vrn5DP97B7zWr5ayo1LlTUtuHdVqQM4JFEU-kW31i6jEtJ4Xys8tO5JtoVJP2mmw1G75bhcjjyZiynsjVPJo0mn9r99nELjpy0PDXcB5wwqenEOte1cBlRe0zqIFI2tibhC_aVyNFOLtFFaiocji1LRxPqdKbN1yH5dFipNaGR_yl98rdGLDW4K2ZepcLkQmaHf7MQGvHfa41bXK2cpeHMLEDJrAMOFZFRRJgllRjDJaSCl0RhLTXlgTKKSgBjDiHQS9pqawBChtLFmNgJfQHWxXOhLQBZQxEwHMeO-ikgohQip4RENdMBiX9ErqLsjm60KuYxZeVrXfy8_wHF33O_Neq-Dtxs4cfYp2CK3UM3WG30HR_Izm3-s73NrfwORD6wd
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2018+25th+Asia-Pacific+Software+Engineering+Conference+%28APSEC%29&rft.atitle=A+Thread+Modularity+Approach+for+Verification+Concurrent+Software+Based+on+Abstract+Interpretation&rft.au=Jiang%2C+Qingyu&rft.au=Liu%2C+Jing&rft.au=Hu%2C+Haodong&rft.date=2018-12-01&rft.pub=IEEE&rft.eissn=2640-0715&rft.spage=119&rft.epage=128&rft_id=info:doi/10.1109%2FAPSEC.2018.00026&rft.externalDocID=8719549