A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation

Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics softwar...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2018 25th Asia-Pacific Software Engineering Conference (APSEC) s. 119 - 128
Hlavní autoři: Jiang, Qingyu, Liu, Jing, Hu, Haodong
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.12.2018
Témata:
ISSN:2640-0715
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics software by iteratively composing thread-modular abstract interpreters. These constraint are based on data-flow graphs and used to rule out patterns of thread interference that can not occur in a real program execution. Our new method has the advantage of being more accurate than existing, flow-insensitive, static avionics analyzers while remaining scalable and providing the expected soundness and termination guarantees. We implemented our method and evaluated it on an industrial setting, hinting at the maturity of our approach.
ISSN:2640-0715
DOI:10.1109/APSEC.2018.00026