A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation
Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics softwar...
Uložené v:
| Vydané v: | 2018 25th Asia-Pacific Software Engineering Conference (APSEC) s. 119 - 128 |
|---|---|
| Hlavní autori: | , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
IEEE
01.12.2018
|
| Predmet: | |
| ISSN: | 2640-0715 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics software by iteratively composing thread-modular abstract interpreters. These constraint are based on data-flow graphs and used to rule out patterns of thread interference that can not occur in a real program execution. Our new method has the advantage of being more accurate than existing, flow-insensitive, static avionics analyzers while remaining scalable and providing the expected soundness and termination guarantees. We implemented our method and evaluated it on an industrial setting, hinting at the maturity of our approach. |
|---|---|
| AbstractList | Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for formal verification of concurrent embedded software and proposes a constraint-based flow-sensitive static analysis for concurrent avionics software by iteratively composing thread-modular abstract interpreters. These constraint are based on data-flow graphs and used to rule out patterns of thread interference that can not occur in a real program execution. Our new method has the advantage of being more accurate than existing, flow-insensitive, static avionics analyzers while remaining scalable and providing the expected soundness and termination guarantees. We implemented our method and evaluated it on an industrial setting, hinting at the maturity of our approach. |
| Author | Liu, Jing Hu, Haodong Jiang, Qingyu |
| Author_xml | – sequence: 1 givenname: Qingyu surname: Jiang fullname: Jiang, Qingyu – sequence: 2 givenname: Jing surname: Liu fullname: Liu, Jing – sequence: 3 givenname: Haodong surname: Hu fullname: Hu, Haodong |
| BookMark | eNotjFFLwzAURqMouE7fBV_yBzpz2yVpH2uZOpgobPo6kvReFplNSTNk_96hPn0P55wvYxd96JGxWxAzAFHfN2_rRTsrBFQzIUShzlgGuqgAai30OZsUai5yoUFesWwcP0-KmAs5Ybbhm11E0_GX0B32Jvp05M0wxGDcjlOI_AOjJ-9M8qHnbejdIUbsE18HSt8mIn8wI3b8BBs7pmhc4ss-YRwipt_oml2S2Y94879T9v642LTP-er1adk2q9yDlik3FRnrtOqUdlJpstoZBc4RlqVDZYCo7mqQRFq6UgiJioCk7ZDQItlyyu7-fj0ibofov0w8bisNtZzX5Q_TOll4 |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/APSEC.2018.00026 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library (IEL) (UW System Shared) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) (UW System Shared) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EISBN | 1728119707 9781728119700 |
| EISSN | 2640-0715 |
| EndPage | 128 |
| ExternalDocumentID | 8719549 |
| Genre | orig-research |
| GroupedDBID | 29O 6IE 6IF 6IK 6IL 6IN AAJGR AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI M43 OCL RIE RIL RNS |
| ID | FETCH-LOGICAL-i175t-a8fabc76d67c567fb7ca61ccfe33ce6a1ff9d915ff75c3005e6f1f5bdefebefb3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 0 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000474770300013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:46:13 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i175t-a8fabc76d67c567fb7ca61ccfe33ce6a1ff9d915ff75c3005e6f1f5bdefebefb3 |
| PageCount | 10 |
| ParticipantIDs | ieee_primary_8719549 |
| PublicationCentury | 2000 |
| PublicationDate | 2018-Dec. |
| PublicationDateYYYYMMDD | 2018-12-01 |
| PublicationDate_xml | – month: 12 year: 2018 text: 2018-Dec. |
| PublicationDecade | 2010 |
| PublicationTitle | 2018 25th Asia-Pacific Software Engineering Conference (APSEC) |
| PublicationTitleAbbrev | APSEC |
| PublicationYear | 2018 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0020405 ssj0002683558 |
| Score | 2.0482533 |
| Snippet | Ensuring the reliability of concurrency software systems is difficult due to the interaction between threads. This article discusses the requirements for... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 119 |
| SubjectTerms | Abstract interpretation Aerospace electronics Concurrency Concurrent computing Data flow graphs Instruction sets Interference Programming Static analysis Thread invariants Thread-modular Transfer functions |
| Title | A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation |
| URI | https://ieeexplore.ieee.org/document/8719549 |
| WOSCitedRecordID | wos000474770300013&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09b8IwELUAdehEW6j6LQ8dm0JIbCdjikBdipCgFRuyzz6JBSoa2r_fcxJSKnXpFjlSZN3Zuae7d-8Yu6eglpik74IEhPPZKhFooXQQRzFQ-EHCzFgMm1CTSbJYpNMGe6h7YZxzBfnMPfrHopZvN7DzqbIegXtflWqyplKy7NWq8ykDmRwqhQ_ocIp9WbKf9rLpbDT0TC5PnSykFA6GqRSxZNz-3y5OWPenKY9P63Bzyhpufcba-6kMvLqkHWYyPicHactfNtaTTAln86ySDueEUfkbnTqscnWcvg6lRhOf0S_5S28df6LQZjm9zIzPhEDOf3MTu-x1PJoPn4NqkkKwIniQBzpBbUBJKxUIqdAo0DIEQBdF4KQOEVObhgJRCfAC9k5iiMJYh-RkNNE5a603a3fBuDYEqbQDTUaMMUbdt1KkkvxrAIxWl6zjTbZ8L8UylpW1rv5evmbH3iclP-SGtfLtzt2yI_jMVx_bu8LD3-Yuqlc |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT8JAEJ0gmugJFYzf7sGjlZZ2d9tjJRCMQEhAw43sZ8IFDBb9-862BTHx4q3ZJs1mZrfzMvPmDcA9BrVYxr7xYkWNy1ZRT1AuvCiMFIYfi5jZ5sMm-HAYT6fJqAIP214YY0xOPjOP7jGv5eulWrtUWRPBvatK7cE-jaKWX3RrbTMqLRbvaoW38HjSTWHST5rpaNxpOy6XI0_mYgo741TyaNKt_W8fx9D4acsjo23AOYGKWZxCbTOXgZTXtA4yJRN0kdBksNSOZopIm6SleDhBlEre8NzZMltH8OuqUGkiY_wpf4mVIU8Y3DTBl6l0uRCVkd_sxAa8djuTds8rZyl4cwQImSdiK6TiTDOuKONWciVYoJQ1YagME4G1iU4Cai2nyknYG2YDS6U2Ft1sZXgG1cVyYc6BCImgShgl0IiRjazwNaMJQw9LpaTgF1B3Jpu9F3IZs9Jal38v38FhbzLoz_rPw5crOHL-Kdgi11DNVmtzAwfqM5t_rG5zb38D6yGtng |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2018+25th+Asia-Pacific+Software+Engineering+Conference+%28APSEC%29&rft.atitle=A+Thread+Modularity+Approach+for+Verification+Concurrent+Software+Based+on+Abstract+Interpretation&rft.au=Jiang%2C+Qingyu&rft.au=Liu%2C+Jing&rft.au=Hu%2C+Haodong&rft.date=2018-12-01&rft.pub=IEEE&rft.eissn=2640-0715&rft.spage=119&rft.epage=128&rft_id=info:doi/10.1109%2FAPSEC.2018.00026&rft.externalDocID=8719549 |