Faster Function Blocks for Precision Timed Industrial Automation

In industrial automation, safety-critical control systems need robust timing guarantees in addition to functional correctness. Unfortunately, devices that are typically used in this domain, such as Programmable Logic Controllers, often feature architectures that are not amenable to static timing ana...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2018 IEEE 21st International Symposium on Real-Time Distributed Computing (ISORC) S. 67 - 74
Hauptverfasser: Pearce, Hammond, Roop, Partha, Biglari-Abhari, Morteza, Schoeberl, Martin
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.05.2018
Schlagworte:
Automation
Computer architecture
FBC
goFB
Hardware
IEC Standards
IEC61499
Patmos
PLC
Program processors
Semantics
Synchronous Programming
T CREST
Timing
WCET
Worst Case Execution Time
ISSN:2375-5261
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In industrial automation, safety-critical control systems need robust timing guarantees in addition to functional correctness. Unfortunately, devices that are typically used in this domain, such as Programmable Logic Controllers, often feature architectures that are not amenable to static timing analysis, for instance relying on general purpose microprocessors or embedded operating systems. As a result, designers often rely on timing values gained from simple measurement of running applications, an approach that only provides very weak guarantees at best. The synchronous approach for IEC 61499 Function Blocks, in contrast, has been demonstrated to be time predictable when run on appropriate hardware, such as simple microprocessors. However, simple microprocessors are often not fast or powerful enough for modern automation requirements. In this paper, we examine how the performance of synchronous IEC 61499 can be improved through the usage of the multi-core T-CREST architecture, data scratchpads, and an optimised compiler. Overall, our improvements resulted in 60% shorter worst-case execution times.
ISSN:2375-5261
DOI:10.1109/ISORC.2018.00017