A CMOS mixed signal simultaneous bidirectional signaling I/O

Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and...

Full description

Saved in:
Bibliographic Details
Published in:Circuits and Systems; Proceedings: Midwest Symposium on Circuits and Systems pp. 37 - 40
Main Authors: Jackson, S.A., Blalock, B.J.
Format: Conference Proceeding
Language:English
Published: IEEE 1998
Subjects:
ISBN:9780818689147, 0818689145
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and minimal I/O pin count. A new I/O circuit fabricated in 2 /spl mu/m CMOS is described in this work which is capable of handling both analog and digital data signals in a simultaneous bidirectional manner. Mixed-signal operation is achieved by using an analog transmitter to steer current in and out of a transmission line with a receiver amplifier recovering the receive signal.
AbstractList Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode techniques enable I/O circuits to achieve simultaneous bidirectional signaling. This maximizes data rate with minimal I/O power dissipation and minimal I/O pin count. A new I/O circuit fabricated in 2 /spl mu/m CMOS is described in this work which is capable of handling both analog and digital data signals in a simultaneous bidirectional manner. Mixed-signal operation is achieved by using an analog transmitter to steer current in and out of a transmission line with a receiver amplifier recovering the receive signal.
Author Jackson, S.A.
Blalock, B.J.
Author_xml – sequence: 1
  givenname: S.A.
  surname: Jackson
  fullname: Jackson, S.A.
  organization: Microsyst. Prototyping Lab., Mississippi State Univ., MS, USA
– sequence: 2
  givenname: B.J.
  surname: Blalock
  fullname: Blalock, B.J.
BookMark eNotj81KxDAUhQMqqGNfYFZ9gXZym7TJBTel-DMwQxdVXA5pcjtE-iNtB_TtrdRzFt_iHA6ce3bdDz0xtgUeA3DcHT-qIq9iQNSxSlEKfsUCVJpr0JlGkOqWBdP0yRfJNOFc3LHHPCyOZRV2_ptcOPlzb9oF3aWdTU_DZQpr7_xIdvbDGv01fH8O97vygd00pp0o-OeGvT8_vRWv0aF82Rf5IfKg5BzJxCpSqUzJAkrrJNQNkrQ2MdZivZhrzm1mRZ2BJmXQoXDIXQYNOinEhm3XXU9Ep6_Rd2b8Oa0XxS_eZkie
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/MWSCAS.1998.759430
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library (IEL) (UW System Shared)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EndPage 40
ExternalDocumentID 759430
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
AAWTH
ACGHX
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
OCL
RIB
RIC
RIE
RIL
RIO
ID FETCH-LOGICAL-i174t-42c7e7545ec194cd41bf9e4cc2acc9b9b90800c6c3b618e7a9d93d90d61f9d433
IEDL.DBID RIE
ISBN 9780818689147
0818689145
ISICitedReferencesCount 0
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000079563200009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Tue Aug 26 17:57:28 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i174t-42c7e7545ec194cd41bf9e4cc2acc9b9b90800c6c3b618e7a9d93d90d61f9d433
PageCount 4
ParticipantIDs ieee_primary_759430
PublicationCentury 1900
PublicationDate 19980000
PublicationDateYYYYMMDD 1998-01-01
PublicationDate_xml – year: 1998
  text: 19980000
PublicationDecade 1990
PublicationTitle Circuits and Systems; Proceedings: Midwest Symposium on Circuits and Systems
PublicationTitleAbbrev MWSCAS
PublicationYear 1998
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000452003
Score 1.4401463
Snippet Limited pin counts and achievable bandwidth have become a major limitation to achievable I/O speed of integrated circuits. Previously published current-mode...
SourceID ieee
SourceType Publisher
StartPage 37
SubjectTerms Bandwidth
Crosstalk
Differential amplifiers
Low voltage
Power dissipation
Power supplies
Power transmission lines
Prototypes
Transceivers
Transmitters
Title A CMOS mixed signal simultaneous bidirectional signaling I/O
URI https://ieeexplore.ieee.org/document/759430
WOSCitedRecordID wos000079563200009&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA9uePDk18RvcvCarWnTpA-8jOHQwz5giruN5iWFglaZm_jnm6TdRPAiPaQJbWhIyHv59f1-j5CbyGipIAKmOSomVJIwkCiZzYBnkZaxioqQbEKNx9l8DtNGZztwYay1IfjMdv1t-Jdv3nDtobKeSr1YeIu0lJI1VWsLp3hlcLdAg8KjV4AHLtJGX2dTVxvOTAS90fNs0J95ql7WrXv9lV0lGJfh_r8-64B0fkh6dLo1P4dkx1bH5LZPB6PJjL6WX9ZQH5yRv7jChw3mlXWnfKrL2ooFCLB5wr1PH3qTDnka3j0O7lmTIIGV7iCxYiJGZZXzgSxyEGgE1wVYgRjniKDd5f1BlJhoyTOrcjCQGIiM5AUYkSQnpF29VfaUUMG5SQVqDV6Dze2CWqMUKJxHIOKCp2fkyA988V5rYCzqMZ__2XpB9mrmngcqLkl7tVzbK7KLn6vyY3kd5u0bxNyTmQ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bS8MwFA46BX3yNvFuH3zt1rRp0gO-jOHYcDfYxL2N5iSFgnYyN_Hnm6R1IvgifUgT2tCQkHPy9XzfIeQuUJILCMCXFIXPRBT5wJH7OgGaBJKHIshcsgkxHCazGYwrnW3HhdFau-Az3bC37l--WuDaQmVNEVux8G2yEzMWBiVZawOoWG1ws0SdxqPVgAfK4kph57suvlkzATQHz5N2a2LJekmj7PdXfhVnXjoH__qwQ1L_oel5440BOiJbujgh9y2vPRhNvNf8UyvPhmekL6awgYNpoc0535N5acccCFg9Yd73es1RnTx1Hqbtrl-lSPBzc5RY-SxEoYXxgjRSYKgYlRlohhimiCDNZT1C5BhJThMtUlAQKQgUpxkoFkWnpFYsCn1GPEapihlKCVaFzeyDUiJnyIxPwMKMxufk2A58_laqYMzLMV_82XpL9rrTQX_e7w0fL8l-yeOzsMUVqa2Wa31NdvFjlb8vb9wcfgGoDpbg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Circuits+and+Systems%3B+Proceedings%3A+Midwest+Symposium+on+Circuits+and+Systems&rft.atitle=A+CMOS+mixed+signal+simultaneous+bidirectional+signaling+I%2FO&rft.au=Jackson%2C+S.A.&rft.au=Blalock%2C+B.J.&rft.date=1998-01-01&rft.pub=IEEE&rft.isbn=9780818689147&rft.spage=37&rft.epage=40&rft_id=info:doi/10.1109%2FMWSCAS.1998.759430&rft.externalDocID=759430
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780818689147/sc.gif&client=summon&freeimage=true