Industry Paper: Surrogate Models for Testing Analog Designs under Limited Budget - a Bandgap Case Study

Testing analog integrated circuit (IC) designs is notoriously hard. Simulating tens of milliseconds from an accurate transistor level model of a complex analog design can take up to two weeks of computation. Therefore, the number of tests that can be executed during the late development stage of an...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	International Conference on Hardware/Software Codesign and System Synthesis (Online) S. 21 - 24
Hauptverfasser:	Bloem, Roderick, Larrauri, Alberto, Lengfeldner, Roland, Mateis, Cristinel, Nickovic, Dejan, Ziegler, Bjorn
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 01.10.2022
Schlagworte:	analog design Artificial neural networks Bayes methods Computational modeling Integrated circuit modeling machine learning Photonic band gap surrogate model testing Transistors Voltage
ISSN:	2832-6474
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!