An Efficient FPGA Implementation of LDPC Decoder for 5G New Radio

In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder according to the specifications of 5G New-Radio (NR) cellular communication standard, which has advantages such as high coding gain, good thro...

Celý popis

Podrobná bibliografia

Vydané v:	2023 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI) s. 1 - 5
Hlavní autori:	Devi, R. Varshini, Rajaram, S.
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 19.04.2023
Predmet:	5G New-Radio Decoding Field-Programmable Gate-Array (FPGA) Hardware HDL LDPC Decoder New Radio Normalized Min-Sum algorithm Parity check codes Table lookup Timing Verilog HDL Very large scale integration Wireless communication
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!