An Efficient FPGA Implementation of LDPC Decoder for 5G New Radio

In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder according to the specifications of 5G New-Radio (NR) cellular communication standard, which has advantages such as high coding gain, good thro...

Full description

Bibliographic Details

Published in:	2023 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI) pp. 1 - 5
Main Authors:	Devi, R. Varshini, Rajaram, S.
Format:	Conference Proceeding
Language:	English
Published:	IEEE 19.04.2023
Subjects:	5G New-Radio Decoding Field-Programmable Gate-Array (FPGA) Hardware HDL LDPC Decoder New Radio Normalized Min-Sum algorithm Parity check codes Table lookup Timing Verilog HDL Very large scale integration Wireless communication
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!