An Efficient FPGA Implementation of LDPC Decoder for 5G New Radio
In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder according to the specifications of 5G New-Radio (NR) cellular communication standard, which has advantages such as high coding gain, good thro...
Gespeichert in:
| Veröffentlicht in: | 2023 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI) S. 1 - 5 |
|---|---|
| Hauptverfasser: | , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
IEEE
19.04.2023
|
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder according to the specifications of 5G New-Radio (NR) cellular communication standard, which has advantages such as high coding gain, good throughput, and low power dissipation. The complexity and time required for implementing 5G NR LDPC decoders using conventional HDL-based methods can pose a significant challenge. To solve this problem, we presented a methodology that utilizes high-level modeling tools to design LDPC decoders for 5G, making the process more efficient. This approach can support the programmable logic design and be used for FPGA implementation. The methodology has been tested by designing, simulating, and implementing representative LDPC decoders. The 5G NR LDPC decoder realization is achieved using a Circular Shift-Register-based model to decrease the difficulty. The data is decoded using the Normalized Min-Sum algorithm. FPGA implementation analyzes the system productivity and efficiency with hardware utilization of the chip and the timing parameters summary. The VLSI circuit design of this Decoder is executed using Xilinx 14.1, programmed with Verilog HDL and hardware operation is evaluated on the Virtex-7 FPGA kit. |
|---|---|
| AbstractList | In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder according to the specifications of 5G New-Radio (NR) cellular communication standard, which has advantages such as high coding gain, good throughput, and low power dissipation. The complexity and time required for implementing 5G NR LDPC decoders using conventional HDL-based methods can pose a significant challenge. To solve this problem, we presented a methodology that utilizes high-level modeling tools to design LDPC decoders for 5G, making the process more efficient. This approach can support the programmable logic design and be used for FPGA implementation. The methodology has been tested by designing, simulating, and implementing representative LDPC decoders. The 5G NR LDPC decoder realization is achieved using a Circular Shift-Register-based model to decrease the difficulty. The data is decoded using the Normalized Min-Sum algorithm. FPGA implementation analyzes the system productivity and efficiency with hardware utilization of the chip and the timing parameters summary. The VLSI circuit design of this Decoder is executed using Xilinx 14.1, programmed with Verilog HDL and hardware operation is evaluated on the Virtex-7 FPGA kit. |
| Author | Devi, R. Varshini Rajaram, S. |
| Author_xml | – sequence: 1 givenname: R. Varshini surname: Devi fullname: Devi, R. Varshini email: varshiniraja99@gmail.com organization: Thiagarajar College of Engg,Dept of ECE,Madurai,India – sequence: 2 givenname: S. surname: Rajaram fullname: Rajaram, S. email: rajaram_siva@tce.edu organization: Thiagarajar College of Engg,Dept of ECE,Madurai,India |
| BookMark | eNo1j0FLwzAYQCPoQef-gYeA584v-ZK0PZau6wpFx3DnkSZfILA2oxbEf6-gnh7v8uA9sNspTcTYs4CNEFC-HKumOdV1p3OhYCNB4kaAQIVG37B1mZcFakDMlTT3rKom3oQQXaRp4btDW_FuvF5o_FG7xDTxFHi_PdR8Sy55mnlIM9ctf6VPfrQ-pkd2F-zlg9Z_XLHTrnmv91n_1nZ11WdRiHLJnPYDESoHwVok6dErDcGTM97kCpUOCGUhIEeJBRozWKm1FLKQNIALuGJPv91IROfrHEc7f53_z_AbWepG3Q |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/RAEEUCCI57140.2023.10134365 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9798350337426 |
| EndPage | 5 |
| ExternalDocumentID | 10134365 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL CBEJK RIE RIL |
| ID | FETCH-LOGICAL-i119t-c5dbee34c0faa3e2d3d450fdec6d674345f30981073238366ba25521282eb0cf3 |
| IEDL.DBID | RIE |
| IngestDate | Thu Jan 18 11:14:29 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-i119t-c5dbee34c0faa3e2d3d450fdec6d674345f30981073238366ba25521282eb0cf3 |
| PageCount | 5 |
| ParticipantIDs | ieee_primary_10134365 |
| PublicationCentury | 2000 |
| PublicationDate | 2023-April-19 |
| PublicationDateYYYYMMDD | 2023-04-19 |
| PublicationDate_xml | – month: 04 year: 2023 text: 2023-April-19 day: 19 |
| PublicationDecade | 2020 |
| PublicationTitle | 2023 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI) |
| PublicationTitleAbbrev | RAEEUCCI |
| PublicationYear | 2023 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| Score | 1.8292462 |
| Snippet | In this work, we present a new design approach for the implementation of an efficient FPGA architecture for the Low-Density Parity Check codes (LDPC) Decoder... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | 5G New-Radio Decoding Field-Programmable Gate-Array (FPGA) Hardware HDL LDPC Decoder New Radio Normalized Min-Sum algorithm Parity check codes Table lookup Timing Verilog HDL Very large scale integration Wireless communication |
| Title | An Efficient FPGA Implementation of LDPC Decoder for 5G New Radio |
| URI | https://ieeexplore.ieee.org/document/10134365 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA62iHhSseKbgF5TdzfJPo7LdluFUpZipbeSxwR6cLfU1t9vkm4VDx68hUAIkzD5ZpJ83yD0yISNIaSgJEo0IwwCQYSWmghJgQkTGub5FW_jZDJJ5_OsasnqngsDAP7zGfRd07_l60Zt3VWZ9fCQMhrzDuokSbwjax2hh1Y382mal-WsKF64E6Hru7rg_f2IX7VTPHQMT_456Snq_ZDwcPUNL2foAOpzlOc1Lr3qgx2Eh9Uox17f972lENW4MXg8qAo8AMdWX2MblGI-wvYww1Ohl00PzYbla_FM2ioIZBmG2YYoriUAZSowQlCINNWMB0aDirVjEDBuaJClNo2jFn5pHEth0wSLSGkEMlCGXqBu3dRwiXCcMgvoVCpuFFMmkMBNIhLORGR914RXqOfsX6x2QheLvenXf_TfoGO3yu5xJcxuUXez3sIdOlSfm-XH-t5vzxf3D4_u |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NS8MwFA86RT2pOPHbgF472ybpx7F03QfWUcYmu400eYEdbGVu_v0mWad48OAtBEJ4CS-_95L8fg-hR8p1DFFy4vihpA4FlztcltLhJQHKlaeo5Ve85uFoFM1mcdGQ1S0XBgDs5zPomKZ9y5e1WJurMu3hHqEkYLtoj1Hquxu61gF6aJQzn8ZJlk3TdMiMDF3HVAbvbMf8qp5iwaN3_M9pT1D7h4aHi2-AOUU7UJ2hJKlwZnUf9CDcK_oJtgq_bw2JqMK1wnm3SHEXDF99iXVYilkf6-MMj7lc1G007WWTdOA0dRCchefFK0cwWQIQKlzFOQFfEkmZqySIQBoOAWWKuHGkEzmiAZgEQcl1oqAxKfKhdIUi56hV1RVcIBxEVEM6KQVTggrllsBUyENGua-9V3mXqG3sn79vpC7mW9Ov_ui_R4eDyUs-z4ej52t0ZFbcPLV48Q1qrZZruEX74nO1-Fje2a36AqjikzU |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2023+International+Conference+on+Recent+Advances+in+Electrical%2C+Electronics%2C+Ubiquitous+Communication%2C+and+Computational+Intelligence+%28RAEEUCCI%29&rft.atitle=An+Efficient+FPGA+Implementation+of+LDPC+Decoder+for+5G+New+Radio&rft.au=Devi%2C+R.+Varshini&rft.au=Rajaram%2C+S.&rft.date=2023-04-19&rft.pub=IEEE&rft.spage=1&rft.epage=5&rft_id=info:doi/10.1109%2FRAEEUCCI57140.2023.10134365&rft.externalDocID=10134365 |