Verification of Hardware Resource Utilization through High Level Synthesis for FPGA Implementation

Recently, there has been a sharp rise in demand for hardware implementations because of the improved accuracy of Convolutional Neural Networks (CNN) on a wide range of classification and recognition applications. To achieve the needed performance, they include heavy processor operations and memory b...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	2023 4th IEEE Global Conference for Advancement in Technology (GCAT) S. 1 - 6
Hauptverfasser:	Pandey, Jyoti, Asati, Abhijit R., Shenoy, Meetha V., Sikka, Prateek
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 06.10.2023
Schlagworte:	CNN Convolutional neural networks Deep learning Estimation Hardware Hardware design languages Hardware resource utilization High-level synthesis Logic gates MATLAB HDL coder Resource management Systems architecture
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!