Design and optimization of power management circuits for low-power VLSI systems

This study delves into the topic of low-power VLSI system power management circuit design and optimization. The purpose of this research is to learn what influences VLSI circuits' power consumption and how to minimize that effect in low-power VLSI designs. Using multiple linear regression analy...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2023 International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICSES) s. 1 - 5
Hlavní autoři: Ramashri, T., Christy, A. Ananthi, Abdul Munaf, K, Gowri, V., Ramesh, D. Raja, Deivakani, M.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 14.12.2023
Témata:
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract This study delves into the topic of low-power VLSI system power management circuit design and optimization. The purpose of this research is to learn what influences VLSI circuits' power consumption and how to minimize that effect in low-power VLSI designs. Using multiple linear regression analysis, this research determines that capacitance, frequency, voltage and temperature are all important predictors of power usage in VLSI circuits. The study's findings may be utilized to guide the creation of novel power management strategies and technologies, with significant implications for the design and optimization of power management circuits in low-power VLSI systems. New materials and technologies for VLSI systems, as well as improved power management strategies, are only two examples of where the report proposes future research should go. This study's findings have significant significance for a broad variety of applications, including embedded systems, mobile devices and IoT gadgets, since they provide light on the design and optimization of power management circuits for low-power VLSI systems.
AbstractList This study delves into the topic of low-power VLSI system power management circuit design and optimization. The purpose of this research is to learn what influences VLSI circuits' power consumption and how to minimize that effect in low-power VLSI designs. Using multiple linear regression analysis, this research determines that capacitance, frequency, voltage and temperature are all important predictors of power usage in VLSI circuits. The study's findings may be utilized to guide the creation of novel power management strategies and technologies, with significant implications for the design and optimization of power management circuits in low-power VLSI systems. New materials and technologies for VLSI systems, as well as improved power management strategies, are only two examples of where the report proposes future research should go. This study's findings have significant significance for a broad variety of applications, including embedded systems, mobile devices and IoT gadgets, since they provide light on the design and optimization of power management circuits for low-power VLSI systems.
Author Ramesh, D. Raja
Ramashri, T.
Abdul Munaf, K
Christy, A. Ananthi
Gowri, V.
Deivakani, M.
Author_xml – sequence: 1
  givenname: T.
  surname: Ramashri
  fullname: Ramashri, T.
  email: rama.jaypee@gmail.com
  organization: SV University,SVU College of Engineering,Department of Electronics and Communication Engineering,Tirupati,India,517502
– sequence: 2
  givenname: A. Ananthi
  surname: Christy
  fullname: Christy, A. Ananthi
  email: chrisarun13@gmail.com
  organization: AMET University,Department of Marine Engineering,Chennai,Tamil Nadu,India,603112
– sequence: 3
  givenname: K
  surname: Abdul Munaf
  fullname: Abdul Munaf, K
  email: kabdulmunaf@rguktrkv.ac.in
  organization: IIIT RK Valley, Idupalapaya,Department of Electronics and Communication Engineering,India,516330
– sequence: 4
  givenname: V.
  surname: Gowri
  fullname: Gowri, V.
  email: gowrivme22@gmail.com
  organization: JJ College of Engineering and Technology,Department of Electronics and Communication Engineering,Trichy,Tamil Nadu,620009
– sequence: 5
  givenname: D. Raja
  surname: Ramesh
  fullname: Ramesh, D. Raja
  email: rajaramesh@mvgrce.edu.in
  organization: MVGR College of Engineering (A),Department of Electronics and Communication Engineering,Vizianagaram,Andhra Pradesh
– sequence: 6
  givenname: M.
  surname: Deivakani
  fullname: Deivakani, M.
  email: mdeivakani82@gmail.com
  organization: PSNA College of Engineering and Technology,Department of Electronics and Communication Engineering,Dindigul,Tamil Nadu
BookMark eNo1j9FKwzAYRiPohc69gRd5gdb8Sdokl1KnFgq7qHo70vbPCKxJaSNjPr2DuasDh8MH3wO5DTEgIRRYDsDMc121m7ZkTMicMy5yYLIspFQ3ZG2U0aJgAgxn7J5sX3Hx-0BtGGickh_9r00-BhodneIRZzraYPc4Yki093P_49NCXZzpIR6zS_HdtDVdTkvCcXkkd84eFlz_c0W-3jaf1UfWbN_r6qXJPIBJGTdOqK7XDEBpJ7WSAE4PDsqyd9qWstOa67NkRWHPvlOOwyA0SkTWOy5W5Omy6xFxN81-tPNpd_0p_gDqTk2_
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICSES60034.2023.10465447
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798350319200
EndPage 5
ExternalDocumentID 10465447
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i119t-29f37bc801178f487411f8df166cf8a64b8828411055a8dfb7f21d38e4ee0cf23
IEDL.DBID RIE
IngestDate Wed May 01 11:50:10 EDT 2024
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i119t-29f37bc801178f487411f8df166cf8a64b8828411055a8dfb7f21d38e4ee0cf23
PageCount 5
ParticipantIDs ieee_primary_10465447
PublicationCentury 2000
PublicationDate 2023-Dec.-14
PublicationDateYYYYMMDD 2023-12-14
PublicationDate_xml – month: 12
  year: 2023
  text: 2023-Dec.-14
  day: 14
PublicationDecade 2020
PublicationTitle 2023 International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICSES)
PublicationTitleAbbrev ICSES
PublicationYear 2023
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.8538622
Snippet This study delves into the topic of low-power VLSI system power management circuit design and optimization. The purpose of this research is to learn what...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms adaptive clock gating
body-biasing
capacitance
circuits
Design
dynamic voltage and frequency scaling
Embedded systems
frequency
Linear regression
low-power
Mobile handsets
multiple linear regression
optimization
Power demand
power management
Power system management
predictors
temperature
Very large scale integration
VLSI systems
Voltage
Title Design and optimization of power management circuits for low-power VLSI systems
URI https://ieeexplore.ieee.org/document/10465447
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LS8MwGA9uePCk4sQ3OXjNtqR59TwdDsYcqGO30byg4NaxdfPfN0nbiQcP3sJHIPCV5suX_B4APBrGHTZKIc0Z8w0K1kgRaVGWBK10P5TRDmg2FpOJnM_TaU1Wj1wYa20En9luGMa3fFPoXbgq64X3SEapaIGWELwiazXonH7aGw38FsSD4ko3mIJ3m-m_jFNi3Rie_nPFM9D5YeDB6aG2nIMju7oAr08RbgF98w8L_6svaw4lLBxcB7czuDyAWaDON3qXl1voT6Xws_hC1YzZ-G0EK_nmbQd8DJ_fBy-oNkRAOcZpiUjqEqG0DDpu0vlWg2LspHGYc-1kxqny52Xpg33GMh9XwhFsEmmptX3tSHIJ2qtiZa8ANIxoQhTPWCKo8UVJG54lWCthrfbJvQadkI3FutK8WDSJuPkjfgtOQs4D0APTO9AuNzt7D471vsy3m4f4pb4Bf_iWSQ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LS8MwGA86BT2pOPFtDl67NWlePU-HwzoHzrHbaF5QcOvYOv33TdJt4sGDp4aPhsBX2i9f83sAcK8ps0hLGSlGqWtQkIokFibKE6-V7oYi2AGNMt7vi_E4HazJ6oELY4wJ4DPT8sNwlq9LtfK_ytr-PJISwnfBnrvguKZrbfA5cdruddxHiHnNlZa3BW9tJvyyTgmVo3v0zzWPQfOHgwcH2-pyAnbM7BS8PgTABXTtPyzdyz5dsyhhaeHc-53B6RbOAlWxUKuiWkK3L4Uf5VdU3zHK3nqwFnBeNsF793HYeYrWlghRgVBaRTi1CZdKeCU3YV2zQRCyQlvEmLIiZ0S6HbNwwZjS3MUltxjpRBhiTKwsTs5AY1bOzDmAmmKFsWQ5TTjRriwpzfIEKcmNUZyzC9D02ZjMa9WLySYRl3_E78DB0_Alm2S9_vMVOPT597APRK5Bo1qszA3YV59VsVzchqf2DYCymZA
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2023+International+Conference+on+Innovative+Computing%2C+Intelligent+Communication+and+Smart+Electrical+Systems+%28ICSES%29&rft.atitle=Design+and+optimization+of+power+management+circuits+for+low-power+VLSI+systems&rft.au=Ramashri%2C+T.&rft.au=Christy%2C+A.+Ananthi&rft.au=Abdul+Munaf%2C+K&rft.au=Gowri%2C+V.&rft.date=2023-12-14&rft.pub=IEEE&rft.spage=1&rft.epage=5&rft_id=info:doi/10.1109%2FICSES60034.2023.10465447&rft.externalDocID=10465447